2020 IEEE Latin-American Test Symposium (LATS) 2020
DOI: 10.1109/lats49555.2020.9093683
|View full text |Cite
|
Sign up to set email alerts
|

Circuit Level Design Methods to Mitigate Soft Errors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…Regarding circuit performance, the authors also claim that this approach results in reduced static and dynamic power. Other applications of complex gates may include the reduction of the soft error rate on the circuit [9] and the improvement of the circuit resilience to process variation and aging effects, like BTI [10,11].…”
Section: Introductionmentioning
confidence: 99%
“…Regarding circuit performance, the authors also claim that this approach results in reduced static and dynamic power. Other applications of complex gates may include the reduction of the soft error rate on the circuit [9] and the improvement of the circuit resilience to process variation and aging effects, like BTI [10,11].…”
Section: Introductionmentioning
confidence: 99%