2019
DOI: 10.1002/adma.201903613
|View full text |Cite
|
Sign up to set email alerts
|

Chemically Tuned p‐ and n‐Type WSe2 Monolayers with High Carrier Mobility for Advanced Electronics

Abstract: Monolayers of transition metal dichalcogenides (TMDCs) have attracted a great interest for post‐silicon electronics and photonics due to their high carrier mobility, tunable bandgap, and atom‐thick 2D structure. With the analogy to conventional silicon electronics, establishing a method to convert TMDC to p‐ and n‐type semiconductors is essential for various device applications, such as complementary metal‐oxide‐semiconductor (CMOS) circuits and photovoltaics. Here, a successful control of the electrical polar… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

16
166
0

Year Published

2020
2020
2022
2022

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 141 publications
(199 citation statements)
references
References 67 publications
16
166
0
Order By: Relevance
“…As the thickness of the dielectric and the channel of FETs is approaching a few nanometers, electrostatic gate control of nanoscale FETs becomes ineffective, giving rise to the increase of the subthreshold slope (SS) and leakage current and undesirable excessive power dissipation. [ 6–11 ] It is essential to reduce the SS and achieve efficient gate control of the channel for realizing low‐power electronic devices. However, the SS of FET is limited by the Boltzmann distribution from reaching 60 mV dec −1 at room temperature, and therefore precludes the reduction of the supply voltage and the overall power consumption.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…As the thickness of the dielectric and the channel of FETs is approaching a few nanometers, electrostatic gate control of nanoscale FETs becomes ineffective, giving rise to the increase of the subthreshold slope (SS) and leakage current and undesirable excessive power dissipation. [ 6–11 ] It is essential to reduce the SS and achieve efficient gate control of the channel for realizing low‐power electronic devices. However, the SS of FET is limited by the Boltzmann distribution from reaching 60 mV dec −1 at room temperature, and therefore precludes the reduction of the supply voltage and the overall power consumption.…”
Section: Introductionmentioning
confidence: 99%
“…CMOS logic dissipates less static power than transistor‐transistor logic or NMOS logic because of the low static current, and is one of the most used technologies in VLSI chips. [ 5,8,19–21 ] The construction of complementary circuits requires both n‐ and p‐type unipolar FETs. However, most of TMD semiconductors (MoS 2 , WS 2 , etc.)…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Lim et al obtained MoTe 2 CMOS inverters with a high DC voltage gain of 29 and an AC voltage gain of ≈18 at 1 kHz, where the P-FET was realized with Pt electrical contact and the N-FET was of Ti/Au contact and ALD-driven Al 2 O 3 H-dopants. [261] Recently, Park et al proposed a prototype homogeneous CMOS PMMA, [221] BV, [222] Cs 2 CO 3 , [255] K, [263] Si x N y [264] Contact Pd [45,109] Ti, [45] Ni [109] MoS 2 Dopant Nb,* [212] P,* [215] AuCl 3 [217,218] BV, [218] K [256] Contact Pt(transferred), [123] Au, [126] Pd [126,160] Mo, [114] Sc, [114] Ti [161] MoSe 2 Dopant Nb* [213] -Contact --WSe 2 Dopant NO 2 , [185] 4-NBD, [253] MoO 3 , [258] F 4 TCNQ-PMMA [260] CTAB, [219] DETA, [253] K, [256,257] AlO x [260] Contact Pd [44,185] Ni, [44] Ag, [183] Ti [185] MoTe 2 Dopant -BV, [254] Al 2 O 3 inverter by depositing Al 2 O 3 film on the CVD-MoTe 2 to convert it from P-type to N-type, offering a possibility for future large scale CMOS circuit applications. [259] BP is expected to be a good candidate for electronic circuits owning to its tunable direct bandgap and high carrier mobility, which is recognized as an ambipolar s...…”
Section: Semiconductor Engineeringmentioning
confidence: 99%
“…Several methods aiming at either modifying the ambipolar materials or optimizing the device structures were proposed to promote the applications of ambipolar materials for high performance transistors and CMOS-like circuits, and among them are two representative examples: 1) Converting ambipolar to unipolar (p-type or n-type) during device fabrication or post-processing to improve the off-state. Particularly, contact engineering, chemical doping and modification of dielectrics are adopted to suppress the ambipolar transport [25][26][27][28][29][30][31] , which sacrifice the multifunctional operation characteristics of ambipolar transistors. 2) Suppressing the injection and accumulation of electrons (holes) from the drain electrodes in p-type (n-type) working mode through modified device construction and additional control signals to gain a high on/off ratio.…”
mentioning
confidence: 99%