2017
DOI: 10.1109/tmtt.2017.2727498
|View full text |Cite
|
Sign up to set email alerts
|

Capacitively Loaded Inverted CPWs for Distributed TRL-Based De-Embedding at (Sub) mm-Waves

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
4
4

Relationship

0
8

Authors

Journals

citations
Cited by 24 publications
(15 citation statements)
references
References 26 publications
0
11
0
Order By: Relevance
“…On-wafer TRL (and multiline-TRL) calibration was applied. Again Galatro et al [16] have designed an onwafer calibration-kit dedicated to transistor characterization. Measurement results are shown from 220 GHz up to 325 GHz.…”
mentioning
confidence: 99%
“…On-wafer TRL (and multiline-TRL) calibration was applied. Again Galatro et al [16] have designed an onwafer calibration-kit dedicated to transistor characterization. Measurement results are shown from 220 GHz up to 325 GHz.…”
mentioning
confidence: 99%
“…Above 70 GHz, the characterization of transistors on Siwafers becomes more challenging [6]. Only very few demonstrations of transistor measurements at higher frequencies have been performed on silicon substrates [5], [7]- [10]. Voinigescu et al [8] have demonstrated measurements up to 325 GHz of an advanced SiGe HBT (hetero-junction bipolar transistor) and have shown results of parameters S21 and H21 along with the maximum available gain MAG.…”
Section: Calibration and De-embedding Methodsmentioning
confidence: 99%
“…The addition of matrix manipulation together with supplementary measurement amplifies the measurement error, complicates and degrades the overall measurement quality of the transistor especially when probe contact difficulties come into play. To circumvent or reduce this problem, Galatro et al [7] have proposed the design of low loss lines at the M1 level to define the reference plane exactly at the transistor level. The proposed calibration/de-embedding kit contains capacitively loaded inverted CPW lines, allowing to reduce the losses generated by the conductive (i.e., silicon) substrate, by confining the propagating field in the low-loss dielectric layers (see Fig.…”
Section: Innovative Approach For Calibration Linesmentioning
confidence: 99%
See 1 more Smart Citation
“…However, above 50-100 GHz, this characterization approach suffers from high measurement uncertainties due to difference of dielectric constant between the calibration kit and the silicon wafer, and also the coupling between the probes and the silicon wafer [1,2]. To overcome these issues, some authors propose to integrate an on-wafer calibration kit together with the DUT (Device Under Test) [3]. However, the synthesis of wideband 50 Ω loads, needed for Load-Reflect-Reflect-Match (LRRM) [4] or Through-Reflect-Match (TRM) [5] calibration, is a cumbersome issue in the mm-wave band due to the sensitivity to parasitic effects and dispersion.…”
Section: Introductionmentioning
confidence: 99%