Thin Film Ferroelectric Materials and Devices 1997
DOI: 10.1007/978-1-4615-6185-9_1
|View full text |Cite
|
Sign up to set email alerts
|

(Ba,Sr)TiO3 Thin Films for Dram’s

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2000
2000
2021
2021

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 23 publications
(8 citation statements)
references
References 91 publications
0
8
0
Order By: Relevance
“…1 For capacitor applications of BST films, i.e., metal-insulator-metal ͑MIM͒ structures, Pt is considered as a standard metal electrode 2,3 due to its stability against oxidation at the deposition temperatures and its rather low leakage currents, which might be related to its high work function. Especially the lower leakage currents compared to Ir/ IrO 2 ͑Ref.…”
Section: Introductionmentioning
confidence: 99%
“…1 For capacitor applications of BST films, i.e., metal-insulator-metal ͑MIM͒ structures, Pt is considered as a standard metal electrode 2,3 due to its stability against oxidation at the deposition temperatures and its rather low leakage currents, which might be related to its high work function. Especially the lower leakage currents compared to Ir/ IrO 2 ͑Ref.…”
Section: Introductionmentioning
confidence: 99%
“…Upon the clean ͑001͒ Si surface at a substrate temperature of 700°C ͑measured by an optical pyrometer͒, a strontium dose of 3.4ϫ 10 14 at./ cm 2 ͓one-half a monolayer 36 ͑ML͒ of strontium͔ was deposited from a strontium MBE source at a flux of ͑3-4͒ ϫ 10 13 at./ cm 2 / s. This formed an interfacial strontium silicide layer 2,5,6 that functions to protect the underlying silicon from oxidation and thus preserve an epitaxial template for epitaxial-oxide overgrowth. 24 The wafer was then cooled to near room temperature ͑under 200°C͒, where in UHV an additional 1 2 ML ͑3.4ϫ 10 14 at./ cm 2 ͒ of strontium was deposited. Unlike the strontium deposited at high temperature, which forms strontium silicide, 2,5,6 this room-temperature-deposited strontium layer remains metallic and enables moving a little farther away from the interface before exposing the wafer to oxygen.…”
Section: Methodsmentioning
confidence: 99%
“…[1][2][3][4][5][6][7] In practice, however, it remains a huge challenge to achieve the required electronic properties to make SrTiO 3 a viable gate dielectric for siliconbased MOSFETs. [8][9][10][11][12] The stability, bonding, and microstructure of the interface between the oxide film and the substrate are determined by thermodynamic and kinetic effects.…”
Section: Introductionmentioning
confidence: 99%
“…As the most common insulator material in FETs, SiO 2 has many advantages, such as easy formation, etching and a high-quality interface with Si. However, due to the relatively low dielectric constant of SiO 2 , a 300 nm thick layer can only have a capacitance of ∼10 nF cm −2 , limiting its potential for low power operation and requiring a search for alternative materials [6][7][8][9]. Generally, the capacitance of a material is proportional to its dielectric constant and area and inversely proportional to its dielectric thickness.…”
Section: Introductionmentioning
confidence: 99%