Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) 2014
DOI: 10.1109/ipfa.2014.6898163
|View full text |Cite
|
Sign up to set email alerts
|

Application of scanning capacitance microscopy on SOI wafer in die-level failure analysis

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 3 publications
0
1
0
Order By: Relevance
“…Scanning capacitance microscopy (SCM) is one of the most commonly used techniques for dopant profiling in the semiconductor industry [1][2][3][4]. SCM uses a metalized probe tip to bias the semiconductor in the depletion mode and to measure the differential capacitance between the probe and the semiconductor material as a function of the bias voltage [5][6][7][8][9] (see Fig. 1).…”
Section: Introductionmentioning
confidence: 99%
“…Scanning capacitance microscopy (SCM) is one of the most commonly used techniques for dopant profiling in the semiconductor industry [1][2][3][4]. SCM uses a metalized probe tip to bias the semiconductor in the depletion mode and to measure the differential capacitance between the probe and the semiconductor material as a function of the bias voltage [5][6][7][8][9] (see Fig. 1).…”
Section: Introductionmentioning
confidence: 99%