2014
DOI: 10.1016/j.tsf.2014.09.050
|View full text |Cite
|
Sign up to set email alerts
|

Anomalous degradation behaviors under illuminated gate bias stress in a-Si:H thin film transistor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(4 citation statements)
references
References 39 publications
0
2
0
Order By: Relevance
“…The concentration of K + ions was more than three times higher than in sample A. This findin g implies that K + ion accumulation close to the back c hannel causes a parasitic TFT effect [3], which in turn causes the hump phenomena. After closely examining our process flow, we found that the main source of K + ions is KOH, which is a component of CF develop er.…”
mentioning
confidence: 78%
“…The concentration of K + ions was more than three times higher than in sample A. This findin g implies that K + ion accumulation close to the back c hannel causes a parasitic TFT effect [3], which in turn causes the hump phenomena. After closely examining our process flow, we found that the main source of K + ions is KOH, which is a component of CF develop er.…”
mentioning
confidence: 78%
“…16,21,27 Recently, however, as the stress voltage increases, the turnaround phenomenon of the threshold voltage shift was reported, attributed to the compensation of hole trapping and state creation. 28 Currently, we observe this turnaround behavior under high intensity illumination, which has not been reported yet.…”
Section: Introductionmentioning
confidence: 99%
“…The gate bias instability of a-Si:H TFTs has been studied for several decades and has generally been explained by two mechanisms: charge trapping within the gate insulator associated with trap sites and defect states created by the breaking of weak bonds within a-Si:H. At negative gate bias stress, the threshold voltage commonly shifts toward the negative gate voltage region due to the hole trapping, in which the holes are injected from a-Si:H active layer. ,, Recently, however, as the stress voltage increases, the turnaround phenomenon of the threshold voltage shift was reported, attributed to the compensation of hole trapping and state creation . Currently, we observe this turnaround behavior under high intensity illumination, which has not been reported yet.…”
Section: Introductionmentioning
confidence: 99%
“…Currently, mainstream TFT technologies include amorphous Si (a-Si), amorphous metal-oxide semiconductors (mainly a-IGZO) and low-temperature polycrystalline silicon (LTPS). Although being the main driver for liquid-crystal displays for years, circuits designed in a-Si technology suffer from very low mobility (~0.5-1cm²/V) and lack of electrical stability (threshold voltage shift) [16], [17]. Amorphous metal-oxide devices such as a-IGZO TFTs feature higher mobilities (~12cm²/V), excellent large-area uniformity, submicron channel lengths and their stability under bias stress is much better compared to a-Si TFTs [18], [19].…”
mentioning
confidence: 99%