Analytical Switching Loss Model for Superjunction MOSFET With Capacitive Nonlinearities and Displacement Currents for DC–DC Power Converters

Abstract

Abstract-A new analytical model is presented in this work to predict power losses and waveforms of high-voltage silicon SuperJunction (SJ) MOSFET during hardswitching operation. This model depends on datasheet parameters of the semiconductors, as well as, the parasitics obtained from the printed circuit board characterization. It is important to note that it also includes original features accounting for strong capacitive non-linearities and displacement currents. Moreover, these features demand unusual extraction of electrical characteristics from regular datasheets. A detailed analysis on how to obtain this electrical characteristics is included in this work.Finally, the high accuracy of the model is validated with experimental measurements in a double-pulse buck converter setup by using commercial SJ MOSFET, as well as, advanced device prototypes under development.

An AC–DC PFC Single-Stage Dual Inductor Current-Fed Push–Pull for HB-LED Lighting Applications

“…The magnetic components present more than 50% of the losses of the converter and have been estimated using Finite Element Analysis (FEA) via ANSYS ® Electromagnetics Suite. The losses in the MOSFETs present a 16% of the total losses and have been estimated using an analytical model for superjunction MOSFETs [41].…”

Evaluation of Superjunction MOSFETs in Cascode Configuration for Hard-Switching Operation

“…Therefore, these capacitances suffer variations of several orders of magnitude during both transitions, being critical during the turn-off. According to [17], this phenomenon can be modeled as two different values of CDS-HV and CGD-HV. If the drain to source voltage of the SJ-FET is below a certain value (i.e.…”

Modeling the switching behaviour of SuperJunction MOSFETs in cascode configuration with a low voltage silicon MOSFET

“…Therefore, these capacitances suffer variations of several orders of magnitude during both transitions. A simple way to model this phenomenon is to consider two different values of CDSHV and CDGHV [7]. If the drain to source voltage of the SJ-FET is below a certain value (i.e.…”