2012 7th International Conference on Electrical and Computer Engineering 2012
DOI: 10.1109/icece.2012.6471673
|View full text |Cite
|
Sign up to set email alerts
|

Analytical modeling of the SOI four-gate transistor using conformal mapping

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…S. Jahangir et al [14], [15] have shown a numerical model which was developed to obtain the potential distribution [16], [17] solving 2-D Poisson equation in Depletion-All-Around (DAA) operation of n-channel Silicon-On-Insulator (SOI) G 4 -FET. Ballistic current-voltage model in DAA was also shown in [18]. In this paper, Graphene which has lower relative permittivity and very higher mobility than Silicon is used as the channel of G 4 -FET and GAA MOSFET to increase the potential distribution and drain current.…”
Section: Introductionmentioning
confidence: 99%
“…S. Jahangir et al [14], [15] have shown a numerical model which was developed to obtain the potential distribution [16], [17] solving 2-D Poisson equation in Depletion-All-Around (DAA) operation of n-channel Silicon-On-Insulator (SOI) G 4 -FET. Ballistic current-voltage model in DAA was also shown in [18]. In this paper, Graphene which has lower relative permittivity and very higher mobility than Silicon is used as the channel of G 4 -FET and GAA MOSFET to increase the potential distribution and drain current.…”
Section: Introductionmentioning
confidence: 99%