2012
DOI: 10.1143/jjap.51.02bc14
|View full text |Cite
|
Sign up to set email alerts
|

Analytical Model of Subthreshold Current and Threshold Voltage for Fully Depleted Double-Gated Junctionless Transistor

Abstract: In this study, we derive an analytical model of an electric potential of a double-gated (DG) fully depleted (FD) junctionless (J-less) transistor by solving the two-dimensional Poisson's equation. On the basis of this two-dimensional electric potential model, subthreshold current and swing can be calculated. Threshold voltage roll-off can also be estimated with analytical forms derived using the above model. The calculated results of electric potential, subthreshold current and threshold voltage roll-off are a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2022
2022

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(1 citation statement)
references
References 11 publications
(19 reference statements)
0
1
0
Order By: Relevance
“…Besides that JLFETs provide reduced SCEs, an excellent SS, a very low leakage current and high Ion/Ioff ratio compared to conventional MOSFETs (10)(11). A number of studies based on simulations and analytical solutions have been performed to anticipate the performance of symmetric DG JLFET (12)(13)(14)(15). However, a complete analytical treatment for both symmetric and asymmetric DG JLFET considering similar and dissimilar gate biased configuration is necessary to make a comparative study of their performance.…”
Section: Introductionmentioning
confidence: 99%
“…Besides that JLFETs provide reduced SCEs, an excellent SS, a very low leakage current and high Ion/Ioff ratio compared to conventional MOSFETs (10)(11). A number of studies based on simulations and analytical solutions have been performed to anticipate the performance of symmetric DG JLFET (12)(13)(14)(15). However, a complete analytical treatment for both symmetric and asymmetric DG JLFET considering similar and dissimilar gate biased configuration is necessary to make a comparative study of their performance.…”
Section: Introductionmentioning
confidence: 99%