2017
DOI: 10.1109/tns.2016.2620940
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of Bulk FinFET Structural Effects on Single-Event Cross Sections

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

2
14
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 47 publications
(16 citation statements)
references
References 17 publications
2
14
0
Order By: Relevance
“…In our case, we preferred to use a Gaussian ion track structure because it is more frequently used in device simulation studies, and because it provides a more realistic ion track structure, as experimentally validated in [29]. Previous studies [4] conclude that for FinFET technology the characteristic ion-track radius of the Gaussian function should have a value close to 10 nm for the best accuracy of the results.…”
Section: A Ion Trackmentioning
confidence: 99%
See 1 more Smart Citation
“…In our case, we preferred to use a Gaussian ion track structure because it is more frequently used in device simulation studies, and because it provides a more realistic ion track structure, as experimentally validated in [29]. Previous studies [4] conclude that for FinFET technology the characteristic ion-track radius of the Gaussian function should have a value close to 10 nm for the best accuracy of the results.…”
Section: A Ion Trackmentioning
confidence: 99%
“…The change in device structure from planar to FinFET impacts the sensitive area and the charge collection process after an ion strike [4]. In conventional CMOS devices all the area under the device collects the charge produced by the ion, but in the bulk FinFET only the area under the fin collects the charge generated by the ion impact ( Fig.…”
Section: Introductionmentioning
confidence: 99%
“…The heavy-ion injection in TCAD simulation follows the methodology presented in [12], considering a Gaussian charge distribution with a track radius of 10nm. To model the worstcase scenario of such particle strike, the charge track length should be longer than the fin height, with normal incidence over the drain of the sensitive transistor (off-state transistor).…”
Section: B Modeling Ion Strikementioning
confidence: 99%
“…In [12], a comparison of SEE effects between a 16 nm bulk FinFET and a 28 nm bulk planar technology was carried out. This study shows that low-LET particles may cause transients in FinFETs when hitting the fin region.…”
Section: Introductionmentioning
confidence: 99%
“…Anyway, FPGA utilization in safety or mission critical applications is still limited due to the dependability issues related to radiation sensitivity. In fact, even if recent studies indicate that the new FinFET technology has a lower Single-Event Effect sensitivity than previous generation bulk processes [1]- [3], the technology scaling on the other side, increases the device density and consequently the probability that incident particles hit more nodes [4]. In fact, the continuous size shrinking of FPGA's transistors on one hand improves the device density, power consumption and performances and on the other hand, increases the sensitivity regarding radiation-induced errors such as Single-Event Upsets (SEUs) and Single-Event Transients (SETs).…”
Section: Introductionmentioning
confidence: 99%