Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform

Huang, Chao-Tsung; Tseng, Po-Chih; Chen, Liang-Gee

doi:10.1109/tsp.2005.843704

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2006

2021

Publication Types

Select...

Book4

Article1

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 66 publications

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Real‐time signal processing for high‐density microelectrode array systems

Imfeld

Maccione

Gandolfo

et al. 2008

Adaptive Control & Signal

View full text Add to dashboard Cite

The microelectrode array (MEA) technology is continuously progressing towards higher integration of an increasing number of electrodes. The ensuing data streams that can be of several hundreds or thousands of Megabits/s require the implementation of new signal processing and data handling methodologies to substitute the currently used off-line analysis methods. Here, we present one approach based on the hardware implementation of a wavelet-based solution for real-time processing of extracellular neuronal signals acquired on high-density MEAs. We demonstrate that simple mathematical operations on the discrete wavelet transform (DWT) coefficients can be used for efficient neuronal spike detection and sorting. As the DWT is particularly well suited for implementation on dedicated hardware, we elaborated a wavelet processor on a field programmable gate array (FPGA) in order to compute the wavelet coefficients on 256 channels in real-time. By providing sufficient hardware resources, this solution can be easily scaled up for processing more electrode channels.

show abstract