Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)
DOI: 10.1109/iwrsp.1998.676672
|View full text |Cite
|
Sign up to set email alerts
|

An extensible, low cost rapid prototyping environment based on a reconfigurable set of FPGAs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…There are classical reconfigurable devices with fine grain such as PLA, FPGA, CPLD, and there are also contemporary device with coarser grain such field programmable ALU (FPAA) [7], or Proteus [8]. Example of this type of platform is Platform described by K.Adaeis [9]. This platform has 4 FPGAs, some fixed lines between FPGA, and some lines which are shared between FPGAs.…”
Section: Classification Of Reconfigurable Platform By Configurabilitymentioning
confidence: 99%
“…There are classical reconfigurable devices with fine grain such as PLA, FPGA, CPLD, and there are also contemporary device with coarser grain such field programmable ALU (FPAA) [7], or Proteus [8]. Example of this type of platform is Platform described by K.Adaeis [9]. This platform has 4 FPGAs, some fixed lines between FPGA, and some lines which are shared between FPGAs.…”
Section: Classification Of Reconfigurable Platform By Configurabilitymentioning
confidence: 99%