2008
DOI: 10.1109/ted.2008.921274
|View full text |Cite
|
Sign up to set email alerts
|

An Evaluation of the CMOS Technology Roadmap From the Point of View of Variability, Interconnects, and Power Dissipation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
6
0

Year Published

2010
2010
2023
2023

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 26 publications
(6 citation statements)
references
References 24 publications
0
6
0
Order By: Relevance
“…Advances in Application Specific Integrated Circuit (ASIC) technology [48] have paved the way for wireless sensing platform development towards minimum size, minimum power consumption as well as minimising measurement uncertainty. A typical System-on-Chip (SoC) ASIC consists of sensor signal conditioning circuits, microcontroller, and radio communication circuitry supporting devices applications throughout generations I-III.…”
Section: B Micro-electronics and Fabricationmentioning
confidence: 99%
“…Advances in Application Specific Integrated Circuit (ASIC) technology [48] have paved the way for wireless sensing platform development towards minimum size, minimum power consumption as well as minimising measurement uncertainty. A typical System-on-Chip (SoC) ASIC consists of sensor signal conditioning circuits, microcontroller, and radio communication circuitry supporting devices applications throughout generations I-III.…”
Section: B Micro-electronics and Fabricationmentioning
confidence: 99%
“…When proper voltages are applied at bit lines and word line is enabled the node will get the value from the bit line. It is very essential that for easy write operation the W/L ratio of the pull up device to that of access transistor should be small [1], [5].…”
Section: Write Operationmentioning
confidence: 99%
“…For the easy read operation RSNM of at least 25% of VDD is generally considered to have excellent read stability [4] and the W/L ratio of the pull down N transistor to that of access transistor should be large enough. Which mean the standard 6T cell is sized to maintain pull-up (PU) devices <pass-gate (PG) devices<pull-down (PD) [1], [5].…”
Section: Read Operationmentioning
confidence: 99%
See 1 more Smart Citation
“…Passive energy, caused essentially by the transistor leakage, is the memory power consumption in retention mode. SRAM must always be biased to ensure the data retention unlike standard cells, so static consumption is present as long as the memory is functioning [2]. It is particularly critical in always-on lowfrequency SRAMs.…”
Section: Introductionmentioning
confidence: 99%