Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94
DOI: 10.1109/iscas.1994.409373
|View full text |Cite
|
Sign up to set email alerts
|

An algorithmic analog-to-digital converter with low ratio- and gain-sensitivities 4N-clock conversion cycle

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 10 publications
0
0
0
Order By: Relevance