Proceedings of COMPCON '94
DOI: 10.1109/cmpcon.1994.282880
|View full text |Cite
|
Sign up to set email alerts
|

AMULET1: a micropipelined ARM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
32
0
1

Publication Types

Select...
3
3
2

Relationship

2
6

Authors

Journals

citations
Cited by 54 publications
(34 citation statements)
references
References 4 publications
0
32
0
1
Order By: Relevance
“…A group at the University of Manchester has built a number of versions of a self-timed micropipelined VLSI implementation of the ARM processor [26] which is an extremely power-efficient commercial microprocessor. The first-generation Amulet design is within a factor of two of the commercial ARM of the same time [56].…”
Section: Asynchronous Processorsmentioning
confidence: 99%
“…A group at the University of Manchester has built a number of versions of a self-timed micropipelined VLSI implementation of the ARM processor [26] which is an extremely power-efficient commercial microprocessor. The first-generation Amulet design is within a factor of two of the commercial ARM of the same time [56].…”
Section: Asynchronous Processorsmentioning
confidence: 99%
“…The design of AMULET1 [3,6,7] begins from a consideration of the environment in which the processor will be used and the interfaces through which the processor should communicate with that environment. For instance, should the chip be designed to use an existing interface so that it can plug into an existing environment?…”
Section: A Micropipelined Armmentioning
confidence: 99%
“…In AMULET1 [5] operations are issued in order and dependencies resolved by waiting for register updates using register locking [9]. Although functional this is slow -producing frequent dependency stalls -and the locking mechanism increases the register read cycle time.…”
Section: 1: Earlier Asynchronous Dependency Avoidance Techniquesmentioning
confidence: 99%