2020
DOI: 10.3390/jlpea10030021
|View full text |Cite
|
Sign up to set email alerts
|

Accurate Analysis and Design of Integrated Single Input Schmitt Trigger Circuits

Abstract: Schmitt trigger (ST) circuits are widely used integrated circuit (IC) blocks with hysteretic input/output (I/O) characteristics. Like the I/O characteristics of a living neuron, STs reject noise and provide stability to systems that they are deployed in. Indeed, single-input/single-output (SISO) STs are likely candidates to be the core unit element in artificial neural networks (ANNs) due not only to their similar I/O characteristics but also to their low power consumption and small silicon footprints. This pa… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
8
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(8 citation statements)
references
References 41 publications
0
8
0
Order By: Relevance
“…Under these assumptions, 𝑀 3 is off, while 𝑀 1,4,5 are conducting. 𝑉 𝐻𝐿 can be then determined by finding the switching voltage of the inverter composed of 𝑀 1,2 , with finite voltage 𝑉 𝑚,𝑛 across 𝑀 6 [7]. Assuming all transistors in saturation, the equation relating transistors 𝑀 1 and 𝑀 2 is given by: 𝐼 0,𝑝1 ⋅ 𝑒 𝑉 𝑑𝑑 −𝑉 𝐻𝐿 𝑛 𝑝 ⋅ϕ = 𝐼 0,𝑛2 ⋅ 𝑒 𝑉 𝐻𝐿 −𝑛 𝑛 ⋅𝑉 𝑚,𝑛 𝑛 𝑛 ⋅ϕ (5) where 𝑉 𝑑𝑑 is the supply voltage.…”
Section: Analytical Modelmentioning
confidence: 99%
See 3 more Smart Citations
“…Under these assumptions, 𝑀 3 is off, while 𝑀 1,4,5 are conducting. 𝑉 𝐻𝐿 can be then determined by finding the switching voltage of the inverter composed of 𝑀 1,2 , with finite voltage 𝑉 𝑚,𝑛 across 𝑀 6 [7]. Assuming all transistors in saturation, the equation relating transistors 𝑀 1 and 𝑀 2 is given by: 𝐼 0,𝑝1 ⋅ 𝑒 𝑉 𝑑𝑑 −𝑉 𝐻𝐿 𝑛 𝑝 ⋅ϕ = 𝐼 0,𝑛2 ⋅ 𝑒 𝑉 𝐻𝐿 −𝑛 𝑛 ⋅𝑉 𝑚,𝑛 𝑛 𝑛 ⋅ϕ (5) where 𝑉 𝑑𝑑 is the supply voltage.…”
Section: Analytical Modelmentioning
confidence: 99%
“…Now that an expression for 𝑉 𝑚,𝑛 is determined, we can substitute (7) in (5), and solve for 𝑉 𝐻𝐿 . The final result is shown in (8).…”
Section: Analytical Modelmentioning
confidence: 99%
See 2 more Smart Citations
“…While latches exhibit only a single metastable state, the input of S/Ts remains connected all the time, which gives rise for a whole range of metastable voltages V M (V in ). Previous works investigated the metastable states and dynamics of S/Ts based on analytical models [6]- [9], detailed SPICE simulations [1], [10] and experimental measurements [11], [12]. However, efficient methods that facilitate a quantification of the metastability behavior in practice, have, to the best of the authors' knowledge, not been published.…”
Section: Introductionmentioning
confidence: 99%