A time-based front-end ASIC for the silicon micro strip sensors of the P̄ANDA Micro Vertex Detector

Pietro, V. Di; Brinkmann, Kai-Thomas; Riccardi, Alberto; Ritman, J.; Rivetti, A.; Rolo, Manuel; Stockmanns, T.; Zambanini, André

doi:10.1088/1748-0221/11/03/c03017

Cited by 4 publications

(2 citation statements)

References 44 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The global controller takes care of the distribution of the configuration for the whole chip and the multiplexing of the data from the individual channels. More details on the architecture can be found in: [7] regarding the analog TDC, [8] concerning the analog front-end, and [9] about the digital domain.…”

Section: Pasta Architecturementioning

confidence: 99%

The PANDA Strip ASIC: PASTA

Lai

2018

J. Inst.

View full text Add to dashboard Cite

PASTA is the 64 channel front-end chip, designed in a 110 nm CMOS technology to read out the strip sensors of the Micro Vertex Detector (MVD) of the PANDA experiment. This chip provides high resolution timestamp and deposited charge information by means of the time-over-threshold technique. Its working principle is based on a predecessor, the TOFPET ASIC, that was designed for medical applications. A general restructuring of the architecture was needed, in order to meet the specific requirements imposed by the physics programme of PANDA, especially in terms of radiation tolerance, spatial constraints, and readout in absence of a first level hardware trigger. The first revision of PASTA is currently under evaluation at the Forschungszentrum Jülich, where a data acquisition system dedicated to the MVD prototypes has been developed. This paper describes the main aspect of the chip design, gives an overview of the data acquisition system used for the verification, and shows the first results regarding the performance of PASTA.

show abstract

Section: Pasta Architecturementioning

confidence: 99%

The PANDA Strip ASIC: PASTA

Lai

2018

J. Inst.

View full text Add to dashboard Cite

show abstract

“…The analog front-end consists of four stages [7]. The first is a charge sensitive amplifier, featuring an integration time of 50 ns with two feedback networks designed to process signals coming from both p-and n-type strips.…”

Section: Chip Architecturementioning

confidence: 99%

First results of the front-end ASIC for the strip detector of the PANDA MVD

et al. 2017

Self Cite

View full text Add to dashboard Cite

A: PANDA is a key experiment of the future FAIR facility and the Micro Vertex Detector (MVD) is the innermost part of its tracking system. PASTA (PAnda STrip ASIC) is the readout chip for the strip part of the MVD. The chip is designed to provide high resolution timestamp and charge information with the Time over Threshold (ToT) technique. Its architecture is based on Time to Digital Converters with analog interpolators, with a time bin width of 50 ps. The chip implements Single Event Upset (SEU) protection techniques for its digital parts. A first full-size prototype with 64 channels was produced in a commercial 110 nm CMOS technology and the first characterizations of the prototype were performed.

show abstract

TIGER: A front-end ASIC for timing and energy measurements with radiation detectors

Rivetti

Alexeev

Bugalho

et al. 2019

Nuclear Instruments and Methods in Physics Research Section A:

View full text Add to dashboard Cite

A mixed-signal ASIC for timing and energy measurements with radiation detectors is presented. The chip embeds 64 channels, each of which features a charge-sensitive amplifier followed by a dual-shaper coupled to low-offset discriminators. A versatile back-end, incorporating low-power Time to Digital Converters and Wilkinson Analog to Digital Converters with derandomizing buffers allows to encode both the time of arrival and the charge of the input signal. The ASIC is designed for a maximum detector capacitance of 100 pF and an event rate in excess of 60 kHz per channel. A peak detector samples the input signal with an excellent linearity in the range 1 ÷ 50 fC. Charge digitization with Time-over-Threshold is also supported to extend the dynamic range. Fabricated in a 110 nm CMOS process, the chip dissipates 10 mW/channel. The ASIC was primarily developed to readout the cylindrical GEM detector of the BESIII experiment. For its characteristics it can serve however a broad class of radiation sensors, including silicon microstrip detectors.

show abstract

A time-based front-end ASIC for the silicon micro strip sensors of the P̄ANDA Micro Vertex Detector

Cited by 4 publications

References 44 publications

The PANDA Strip ASIC: PASTA

The PANDA Strip ASIC: PASTA

First results of the front-end ASIC for the strip detector of the PANDA MVD

TIGER: A front-end ASIC for timing and energy measurements with radiation detectors

Contact Info

Product

Resources

About