A System for Evaluating Performance and Cost of SIMD Array Designs

Herbordt, Martin C.; Cravy, J.; Sam, R.; Kidwai, Owais; Lin, Calvin

doi:10.1006/jpdc.1999.1602

Cited by 23 publications

(6 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In the design of focal-plane sensor-processor arrays, there are several tight trade-offs [1,[15][16][17][18]. One of them is the antagonism of the required sensor resolution and the attached processing power.…”

Section: Motivationsmentioning

confidence: 99%

Configurable 3D‐integrated focal‐plane cellular sensor–processor array architecture

Földesy

Zarándy

Rekeczky

2008

Circuit Theory & Apps

View full text Add to dashboard Cite

SUMMARYMixed-signal cellular visual microprocessor architecture with digital processors is described. An Application Specific Integrated Circuit (ASIC) implementation is also demonstrated. The architecture is composed of a regular sensor readout circuit array, prepared for 3D face-to-face-type integration, and one or several cascaded array of mainly identical (single instruction multiple data, SIMD) processing elements. The individual array elements were derived from the same general Hardware Description Language (HDL) description and could be of different sizes, aspect ratio, and computing resources.

show abstract

Section: Motivationsmentioning

confidence: 99%

Configurable 3D‐integrated focal‐plane cellular sensor–processor array architecture

Földesy

Zarándy

Rekeczky

2008

Circuit Theory & Apps

View full text Add to dashboard Cite

show abstract

“…The main driving force is the technology scaling down, which enables the integration of increasing number of processing engines. One can find excellent design space explorations [17] for such trade-offs from the basic 1-bit processor up to the array of floating-point units. From they results, it can be concluded, that for a given functional complexity, the simplest architecture with the highest number of cloned processors provides the best performance per unit area (see also [18]).…”

Section: B Processor Elementsmentioning

confidence: 99%

Digital implementation of cellular sensor‐computers

Földesy

Zarándy

Rekeczky

et al. 2006

Circuit Theory & Apps

View full text Add to dashboard Cite

correspondence between the sensors and the processors, and the sensor and processor arrays are mapped into each other. Since the processors in these implementations occupy significant silicon area, the pitch size of these sensor-processor chips is between 50-200 microns. This yields a low fill-factor (5-15%); moreover, it prevents building high resolution (like 1024x1024) arrays. The largest operational combined sensor-processor array is the ACE16k [8]. It was implemented on 0.35 micron technology, and its size is 128x128. However, this focal-plane sensor-processor array can easily capture and process up to 50,000 FPS real-time, which makes them the fastest image processor devices in the world; it is not usable in many applications, where higher resolution is required. A new version of the ACE16k, currently under development, will step down to 0.18 micron, and reach roughly 20-micron pitch size and QZIF resolution.Some applications, like surface inspection, image enhancement requires the analysis of the entire image continuously, hence the one-to-one correspondence of the sensors and the processors is needed. In the first part of this paper, we are going to introduce the digital implementation of the cellular sensor-computer architecture. In the third chapter, we describe the instruction set and computational performance. Later on, considerations of the technology scaling down and its effect on the implementation are given. Later on, implementation studies are presented and finally we conclude our work. II. SYSTEM ARCHITECTURE OVERVIEWThe system architecture of the cellular sensor computer is introduced here has been developed to integrate the essential tasks in the same entity, namely the sensing, the tightly coupled parallel processing, and a top level communication and algorithmic control. The name of the game in all focal plane array processor implementation is the spatial resolution. The higher the spatial resolution (pixel count) the more precise image sensing and processing operations can be achieved. This certainly means that we have to minimize all the circuits, to be able to shrink the pitch size as much as possible.In the digital domain, the simplest processor techniques are the bit sliced architectures. Though these processors can deal with a single bit in a clock cycle, in a sequence of clock cycles, it can calculate with arbitrary precision numbers. In image processing applications, 4-16 bits precision is typically enough. The advantage of the architecture is that the execution time is proportional with the precision, which makes possible finding trade-offs between precision and execution time.From implementation point of view, the integration of the different functionalities, like sensing, processing, and control, means a solution for different preferences. These preferences can be high speed sensing, less design effort, or high spatial resolution. The different aims directs to different implementation of the same system idea. Our answers for the above three preferences are the integrated sensor-p...

show abstract

“…For more on these design alternatives and their evaluation see [23]. The system model we have in mind is shown in Figure 1.…”

Section: Architecture Reviewmentioning

confidence: 99%

“…On the array board are some number of ACU/PE chips, additional DRAM for PE data, and a video interface. PEs are as described in [23]: they have some amount of on-chip SRAM and an interface to off-chip DRAM. The PE granularity and memory sizes are technology and application dependent.…”

Section: Functions and Componentsmentioning

confidence: 99%