A survey on shared disk I/O management in virtualized environments under real time constraints

Sañudo, Ignacio; Cavicchioli, Roberto; Capodieci, Nicola; Valente, Paolo; Bertogna, Marko

doi:10.1145/3199610.3199618

Cited by 7 publications

(4 citation statements)

References 21 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Intel VT-d [43] allows assigning I/O devices to VMs while providing VM routing for device interrupts, and SR-IOV improves the management of PCIe devices. Furthermore, there is a strong commitment in literature to find a solution to I/O virtualization in real-time environment [44] [45] [46] [47] [48]. Despite all this effort, the heterogeneity of new approaches and solutions, and the plethora of papers about isolation in virtual environments, accelerator support is still immature, as shown in [2].…”

Section: Deterministic I/omentioning

confidence: 99%

WITHDRAWN: RPUGuard: a Building Block for Next-Generation MPSoCs Hypervisors toward Mixed-Criticality Systems

Ottaviano

Cinque

Tommasi

et al. 2023

Preprint

View full text Add to dashboard Cite

The spread of cutting-edge virtualization methods for modern embedded architectures like MultiProcessor Systems on Chip (MPSoCs) opens the door to the development of powerful and dependable hypervisors which might help developers to deal with complexity and heterogeneity of modern technologies while maintaining real-time requirements for critical applications. Following the needs of industrial applications, virtualization has been proven to be among the best approaches for the realization of mixed criticality systems embracing the fog computing paradigm while lowering the space, weight, power and cost (SWaP-C) of the deployment. However, the virtualization support for important hardware accelerators presents on MPSoCs, such as Real-Time Processing Units (RPUs), used for real-time and/or safety-critical workloads, is still overlooked. In this paper we propose the concept of the Omnivisor a software layer that virtualize an entire MPSoC improving the resource utilization while simplifying the implementation of a mixed criticality system over these heterogeneous boards. We identify the RPU virtualization as a building block for its realization. Therefore, as a major contribution for this paper, we design and implement a component, named RPUGuard, which is able to guarantee isolated communication channels with a fixed bandwidth between virtual machines, running on regular Application Processing Units (APUs), and the RPU on the same MPSoC. We evaluated RPUGuard on the Zynq Ultrascale+ board, in the context of a challenging case study concerning the magnetic control system of the ITER experimental nuclear fusion reactor. Results demonstrate how our solution can mitigate the weaknesses of current asymmetric communication techniques, while providing isolation guarantees to critical communication channels.

show abstract

Section: Deterministic I/omentioning

confidence: 99%

WITHDRAWN: RPUGuard: a Building Block for Next-Generation MPSoCs Hypervisors toward Mixed-Criticality Systems

Ottaviano

Cinque

Tommasi

et al. 2023

Preprint

View full text Add to dashboard Cite

show abstract

“…The main reason behind this decision is the lack of methods for guaranteeing core isolation, which in turn is mostly due, especially in the latest generation architectures, to the limited, or absent support of hardware mechanisms for the management of core-shared resources, e.g. the memory hierarchy or the I/O devices [2]. In the most safety-critical systems, isolation is achieved either by integrating software components on a dedicated single-core System-on-Chip (SoC) which is used exclusively for one specific purpose, or by allocating all tasks (i.e.…”

Section: Introductionmentioning

confidence: 99%

The Key Role of Memory in Next-Generation Embedded Systems for Military Applications

Sañudo

Cortimiglia²,

Miccio

et al. 2019

Advances in Intelligent Systems and Computing

Self Cite

View full text Add to dashboard Cite

With the increasing use of multi-core platforms in safetyrelated domains, aircraft system integrators and authorities exhibit a concern about the impact of concurrent access to shared-resources in the Worst-Case Execution Time (WCET). This paper highlights the need for accurate memory-centric scheduling mechanisms for guaranteeing prioritized memory accesses to Real-Time safety-related components of the system. We implemented a software technique called cache coloring that demonstrates that isolation at timing and spatial level can be achieved by managing the lines that can be evicted in the cache. In order to show the effectiveness of this technique, the timing properties of a real application are considered as a use case, this application is made of parallel tasks that show different trade-offs between computation and memory loads.Keywords: Real-Time systems · Multi-core · Determinism · Memory interference.3 Safety-critical software guidelines in different domains like ISO-26262 or IEC-61508 [6] are quite similar in many technical aspects.

show abstract

“…Many studies have been conducted to tackle I/O interference issues [58], [74]. These solutions are mainly preventive and are designed at different levels.…”

Section: Imentioning

confidence: 99%

Investigating Machine Learning Algorithms for Modeling SSD I/O Performance for Container-Based Virtualization

Dartois

Boukhobza

Knefati

et al. 2021

IEEE Trans. Cloud Comput.

View full text Add to dashboard Cite

One of the cornerstones of the cloud provider business is to reduce hardware resources cost by maximizing their utilization. This is done through smartly sharing processor, memory, network and storage, while fully satisfying SLOs negotiated with customers. For the storage part, while SSDs are increasingly deployed in data centers mainly for their performance and energy efficiency, their internal mechanisms may cause a dramatic SLO violation. In effect, we measured that I/O interference may induce a 10x performance drop. We are building a framework based on autonomic computing which aims to achieve intelligent container placement on storage systems by preventing bad I/O interference scenarios. One prerequisite to such a framework is to design SSD performance models that take into account interactions between running processes/containers, the operating system and the SSD. These interactions are complex. In this paper, we investigate the use of machine learning for building such models in a container based Cloud environment. We have investigated five popular machine learning algorithms along with six different I/O intensive applications and benchmarks. We analyzed the prediction accuracy, the learning curve, the feature importance and the training time of the tested algorithms on four different SSD models. Beyond describing modeling component of our framework, this paper aims to provide insights for cloud providers to implement SLO compliant container placement algorithms on SSDs. Our machine learning-based framework succeeded in modeling I/O interference with a median Normalized Root-Mean-Square Error (NRMSE) of 2.5%.

show abstract

A survey on shared disk I/O management in virtualized environments under real time constraints

Cited by 7 publications

References 21 publications

WITHDRAWN: RPUGuard: a Building Block for Next-Generation MPSoCs Hypervisors toward Mixed-Criticality Systems

WITHDRAWN: RPUGuard: a Building Block for Next-Generation MPSoCs Hypervisors toward Mixed-Criticality Systems

The Key Role of Memory in Next-Generation Embedded Systems for Military Applications

Investigating Machine Learning Algorithms for Modeling SSD I/O Performance for Container-Based Virtualization

Contact Info

Product

Resources

About