A stable 4-bit ALU design for printed devices

Abstract

Printed devices fabricated using roll-to-roll (R2R) printing technology have been used in low-cost Internet of Things (IoTs), smart packaging and bio-chips. As the area of applications of printed devices broadens, arithmetic units in digital design need to be implemented. In this paper, we propose a stable 4-bit arithmetic logic unit (ALU) design using a minimum number of transistors that can overcome the limitations of printed devices. We propose the use of a 2:1 transmission gate (TG) multiplexer (MUX) structure and hybrid 16T full-adder to construct the ALU. New design methods are applied to reduce the number of inverter stages added to overcome the voltage degradation. Using this approach reduces the total number of transistors used in the design from 276 to 153, compared to the conventional design, with significant improvements in delay and power performance.

Fast and Expandable ANN-Based Compact Model and Parameter Extraction for Emerging Transistors

“…14, the simulation was performed by adopting a 9-stage ring oscillator (RO) as a digital circuit and a 5transistor operational transconductance amplifier (OTA) as an analog circuit. To confirm the versatility in a large circuit, a 4bit ALU circuit was adopted and the simulation was performed [31]. Also, to verify the accuracy of the circuit simulation, the error was compared with the BSIM-CMG 111.1 model.…”

Design and Optimization of A 4-bit Absolute-value Detector Using Half Adder and Comparator

“…When the input is a 4-bit binary code, the absolute value circuit can detect the sign bit and know whether the value is positive or negative. By connecting the comparator and comparing it with the threshold voltage, we can get the output [4]. Finally, the function of the absolute value circuit is realized.…”