A Single Path Digital-IF Receiver Supporting Inter/Intra 5-CA With a Single Integer LO-PLL in 14-nm CMOS FinFET

Sung, Barosaim; Seok, Hyun-Gi; Kim, Jaekwon; Lee, Jae‐Hoon; Jang, Taejin; Jang, Il-Hoon; Kim, Young‐Min; Yu, Anna; Jang, Jong-Hyun; Lee, Ji-Young; Bae, Jeong-Yeol; Park, Euiyoung; Lee, Sung-Jun; Lee, Seok-Won; Kim, Joohan; Kim, Beomkon; Lim, Yong; Oh, Sangyoon; Lee, Jongwoo

doi:10.1109/jssc.2022.3212375

Cited by 3 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This research focuses on the design and implementation of a Low-Power Compact CMOS VGA, emphasizing its suitability for modern RF receivers. CMOS (Complementary Metal-Oxide-Semiconductor) technology [4] is chosen for its advantages in terms of low cost, low power consumption, and compatibility with integration on a single chip with another RF circuitry [5]. Power efficiency is a critical requirement in modern RF receivers, especially in batteryoperated devices such as smartphones, IoT devices [6], and wireless sensors.…”

Section: Introductionmentioning

confidence: 99%

Design and Simulation of variable gain amplifier using cadence Tool

Penchalaiah,

Vamsi,

Siddardha

et al. 2024

TURCOMAT

View full text Add to dashboard Cite

The radio frequency (RF) amplifiers are widely used in a variety of communication systems. However, the conventional analog RF resulted in reduced volage gain, magnitude, and phase responses. So, this work provides an overview of a research paper focused on the design and analysis of a single-stage variable gain amplifier (SSVGA) utilizing cascaded linear transconductance amplifier (Gm cell) and linear transimpedance amplifier (TIA) blocks with feedback via shunt resistors. The SSVGA architecture aims to maintain constant bandwidth while offering controllable voltage gain, making it versatile for applications with varying input signal strengths. The first stage of the SSVGA is realized as a current mode TIA, converting the input voltage signal to an output current efficiently. The second stage features a Gm cell with source degeneration, enhancing bias current efficiency and transconductance at the supply voltage. The proposed SSVGA design offers flexibility and adaptability, making it suitable for diverse communication systems and signal processing applications. The incorporation of feedback control ensures consistent performance across different voltage gain settings, resulting in a robust and efficient solution for varying signal strengths.

show abstract

Section: Introductionmentioning

confidence: 99%