1993
DOI: 10.1109/68.195994
|View full text |Cite
|
Sign up to set email alerts
|

A simple surface-emitting LED array useful for developing free-space optical interconnect

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
4
0

Year Published

1994
1994
2012
2012

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 8 publications
0
4
0
Order By: Relevance
“…Interchip optical interconnect [2] can enable greater connectivity for parallel computing with the use of optical I/O pads and wavelength division multiplexing. High‐speed data communications based on optical interconnect structures have been demonstrated with polymer waveguides [7, 8], fiber image guides [9, 10], fiber ribbons [6, 11], and lens and mirror systems [12–18]. For the scenario of interchip communication, compatibility with printed circuits board (PCB) process and easy integration [19] are two main challenges.…”
Section: Introductionmentioning
confidence: 99%
“…Interchip optical interconnect [2] can enable greater connectivity for parallel computing with the use of optical I/O pads and wavelength division multiplexing. High‐speed data communications based on optical interconnect structures have been demonstrated with polymer waveguides [7, 8], fiber image guides [9, 10], fiber ribbons [6, 11], and lens and mirror systems [12–18]. For the scenario of interchip communication, compatibility with printed circuits board (PCB) process and easy integration [19] are two main challenges.…”
Section: Introductionmentioning
confidence: 99%
“…Interchip optical interconnect [2] can enable greater connectivity for parallel computing with the use of optical I/O pads and wavelength division multiplexing. High‐speed data communications based on optical interconnect structures have been demonstrated with polymer waveguides [7, 8], fiber image guides [9, 10], fiber ribbons [6, 11], and lens and mirror systems [12–18]. For the scenario of interchip communication, compatibility with printed circuits board (PCB) process and easy integration [19] are two main challenges.…”
Section: Introductionmentioning
confidence: 99%
“…The phase contours are generated using the following, Xe (1) (2) 4d2 where Xe are the endpoints of a given fresnel zone, d is the specular distance modulo A., XI iS the horizontal displacement between object and image points, Z2 is the vertical displacement between object and image planes, and zi is the vertical displacement between object and DOE planes. (1) and (2) produce a set of (x,y) coordinates for each phase contour in the plane of the DOE. The x values in (2) are chosen to be equally spaced between the endpoints, Xe.…”
mentioning
confidence: 99%
“…The ideal surface relief within each zone is approximated by a series of steps or levels. The contours that bound each level within a given period are also generated using (1) and (2) where d is incremented by 7Jn where n is the number of levels used to approximate the ideal surface relief. The parameters used for the design of the DOE in this work were xi = 0.9mm, z = 6mm, and z 3mm.…”
mentioning
confidence: 99%