2002
DOI: 10.1109/tcsii.2002.801208
|View full text |Cite
|
Sign up to set email alerts
|

A novel algorithm for automated optimum design of IIR SC decimators

Abstract: This brief presents a novel algorithm for optimizing the design of infinite-impulse response (IIR) switched-capacitor (SC) decimators. It is implemented with a computer-assisted iterative methodology to achieve minimum capacitance spread and usually leading also to the minimization of the total capacitor area, while considering scaling for maximum signal handling capability. A linear/nonlinear programming method is adopted for optimum adjustment of the capacitance values, within a specific decimator structure … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2006
2006
2012
2012

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(3 citation statements)
references
References 8 publications
0
3
0
Order By: Relevance
“…The basic architecture of the program comprehends the system level and the building block level linked to a few existing programs. 8,9 The automated layout generation of the circuit (under development) will allow the selection of the different electronic components (OAs, switches and capacitors) from a library of cells. For the practical feasibility and compatibility of the compiler, the building blocks in each stage are therefore determined independently.…”
Section: Iscmrate Compiler -General Architecturementioning
confidence: 99%
See 1 more Smart Citation
“…The basic architecture of the program comprehends the system level and the building block level linked to a few existing programs. 8,9 The automated layout generation of the circuit (under development) will allow the selection of the different electronic components (OAs, switches and capacitors) from a library of cells. For the practical feasibility and compatibility of the compiler, the building blocks in each stage are therefore determined independently.…”
Section: Iscmrate Compiler -General Architecturementioning
confidence: 99%
“…In conventional designs of SC, decimators were only implemented based on a standard single building block, like ladder structures or cascaded biquad building blocks. [6][7][8][9][10][11] Those solutions are usually not suitable and flexible for the implementation of an higher order complex filter with a large decimation factor.…”
Section: Introductionmentioning
confidence: 99%
“…Considered to the structure features of analog SC filter, an alternative method, constraint programming modeling can be applied for achieving the minimum capacitance spread. But, obviously, the general optimization routines are easily not implemented in both steps of the design of multi-rate SC filter, which present an additional degrees of complexity for nonlinear multiple objectives and constraints [11]. However, an optimization approach can also be applied in second step, 1-4244-0173-9/06/$20.00 ©2006 IEEE.…”
Section: Introductionmentioning
confidence: 99%