A note to low-power linear feedback shift registers

Hamid, Mohamed Eltayeb Mohamed Ali; Chen, Chien‐In Henry

doi:10.1109/82.718599

Cited by 16 publications

(5 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Although the LFSR power consumption has been extensively addressed in literature [19]- [21], the proposed solutions reduced power consumption at the cost of an increased circuit complexity, thus obscuring the major advantage of the LFSRs. A gated clock solution to reduce power consumption of the LFSRs has been also proposed by one of the authors in [22], where the analysis demonstrated that the power reduction strongly depends on the technological characteristics of the employed gates.…”

Section: Introductionmentioning

confidence: 99%

A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers

et al. 2022

View full text Add to dashboard Cite

This paper presents an efficient solution to reduce the power consumption of the popular linear feedback shift register by exploiting the gated clock approach. The power reduction with respect to other gated clock schemes is obtained by an efficient implementation of the logic gates and properly reducing the number of XOR gates in the feedback network. Transistor level simulations are performed by using standard cells in a 28-nm FD-SOI CMOS technology and a 300-MHz clock. Simulation results show a power reduction with respect to traditional implementations, which reaches values higher than 30%.INDEX TERMS Complementary pass-transistor logic (CPL), gated clock, linear feedback shift register (LFSR), low-power design, transmission gate (TG)

show abstract

Section: Introductionmentioning

confidence: 99%

A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers

et al. 2022

View full text Add to dashboard Cite

show abstract

“…needs to be done between the logic and power factor. In this view, we are proposing a symmetric key cryptosystem which is built using low power LFSRs [4], [5] and is a variation of A5 family-a standard stream cipher system [6].…”

mentioning

confidence: 99%

A Smart Cryptographic measure for Data Survivability in Unattended Wireless Sensor Networks

2020

IJITEE

View full text Add to dashboard Cite

An Unattended Wireless Sensor Network (UWSN) wherein a sporadically visiting sink tries to collect data absorbed by the motes. This setup is most suitable in hostile environments where the collected valuable data becomes the target for a mobile adversary. Unattended sensors cannot instantly transmit collected data to some safe external entity. Though there is an intermittent visit by the sink, a powerful mobile adversary can easily compromise the valuable data collected by sensor nodes between the intervals. Therefore, the data needs to be preserved to be handed over to the sink in its next visit. This property of unattended WSN is called as Data Survivability. We propose a symmetric key cryptosystem that tackles sensor collected data erasure, modification, or disclosure as a support for data survivability in UWSNs. The proposed model has been designed using Linear Feedback Shift Registers (LFSRs) embodied with less power dissipation mechanism that operates on mask method. This is critical to any application running in unattended environments. We have compared our design with other standard works and have substantially proved the trustworthiness. Our work has been assessed using NIST test suite and found reliable.

show abstract

“…M and Rajendra. K [3] where the power was significantly reduced when compared to the conventional architectures [1], [2] and showed way to generate multiple outputs. Thus, in2006 R. S. Katti, X. Ruan, and Hareesh.…”

Section: Introductionmentioning

confidence: 99%

“…In 1996, 1998 and 2004 there were three works related on parallel architecture of linear feedback shift register, first one by M. Lowy [1], second one by M. E. Hamid and C. I. H. Chen [2], and the third one was done by Abdullah. M and Rajendra.…”

Section: Introductionmentioning

confidence: 99%

Low Power Area Efficient VLSI Architectures for Shift Register Using Explicit Pulse Triggered Flip Flop Based on Signal Feed-Through Scheme

Sujita¹,

Vasavi²

2016

IOSR

View full text Add to dashboard Cite

show abstract

A note to low-power linear feedback shift registers

Cited by 16 publications

References 1 publication

A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers

A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers

A Smart Cryptographic measure for Data Survivability in Unattended Wireless Sensor Networks

Low Power Area Efficient VLSI Architectures for Shift Register Using Explicit Pulse Triggered Flip Flop Based on Signal Feed-Through Scheme

Contact Info

Product

Resources

About