2012
DOI: 10.1016/j.ijepes.2011.10.028
|View full text |Cite
|
Sign up to set email alerts
|

A new series parallel switched multilevel dc-link inverter topology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
43
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 61 publications
(43 citation statements)
references
References 19 publications
0
43
0
Order By: Relevance
“…This is the motivation to focus on developing converter topologies with reduced component counts and suitable modulation strategies [6]- [9]. Depending on the voltage magnitudes of separate dc sources (SDCs), the MLIs are classified into symmetric and asymmetric topologies [10]- [12]. The magnitudes of the SDCs are equal in symmetric topologies while in the asymmetric topologies they are unequal.…”
Section: Introductionmentioning
confidence: 99%
“…This is the motivation to focus on developing converter topologies with reduced component counts and suitable modulation strategies [6]- [9]. Depending on the voltage magnitudes of separate dc sources (SDCs), the MLIs are classified into symmetric and asymmetric topologies [10]- [12]. The magnitudes of the SDCs are equal in symmetric topologies while in the asymmetric topologies they are unequal.…”
Section: Introductionmentioning
confidence: 99%
“…However, it requires a large number of semiconductor switching devices and gate driver circuits, which reducing the inverter reliability, complexity, cost and also the system efficiency. For low power application the utilization of a large number of switching devices is inadequate, therefore, researchers continue to focus on reducing the component count of multilevel inverter [15][16][17][18][19][20][21][22][23][24][25].…”
Section: Introductionmentioning
confidence: 99%
“…However, these conventional multilevel inverter topologies are used by employing a larger number of power switches for a higher number of output voltage levels [4]. To rectify this problem, many topologies are presented [5]- [15]. A new asymmetric topology was proposed in [5].…”
Section: Introductionmentioning
confidence: 99%
“…To rectify this problem, many topologies are presented [5]- [15]. A new asymmetric topology was proposed in [5]. In this topology, a power switch with an anti-parallel diode will create an inter-looping current circulation.…”
Section: Introductionmentioning
confidence: 99%