1992
DOI: 10.1016/1044-5803(92)90082-s
|View full text |Cite
|
Sign up to set email alerts
|

A new electropolishing technique for metallographic specimen preparation of zinc and zinc alloys

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2000
2000
2022
2022

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…Stefanescu D M prepared the cast samples of the alloy composition Al-4% Cu to study the effect of the surface refining process (SRP) on hardness, wear rate, and coefficient of friction of Al-4Cu [2] . Kovacheva R measured the graphite shape factors on the metallographic samples of iron-carbonsilicon alloys, and analyzed their evolution as a function of the chemical composition and the solid fraction [3] . Qing-Hong H E described results obtained with a new method for electropolishing metallographic specimens of zinc and zinc alloys.…”
Section: Instructionmentioning
confidence: 99%
“…Stefanescu D M prepared the cast samples of the alloy composition Al-4% Cu to study the effect of the surface refining process (SRP) on hardness, wear rate, and coefficient of friction of Al-4Cu [2] . Kovacheva R measured the graphite shape factors on the metallographic samples of iron-carbonsilicon alloys, and analyzed their evolution as a function of the chemical composition and the solid fraction [3] . Qing-Hong H E described results obtained with a new method for electropolishing metallographic specimens of zinc and zinc alloys.…”
Section: Instructionmentioning
confidence: 99%
“…By using this method, the metal surface can be dissolved uniformly to form a smooth and bright outer layer. With the development of electrochemical polishing, the theoretical research and applied values on the change of voltage, current, and reaction parameters of electrolyte formulas have been matured [1][2][3]. The continuous miniaturization of ULSI integrated circuit fabrication, deep submicron line width, and the signal RC delay of multilayer wire in chips have become the bottleneck to chip operation speed.…”
Section: Introductionmentioning
confidence: 99%