2020
DOI: 10.1049/iet-pel.2020.0473
|View full text |Cite
|
Sign up to set email alerts
|

A multilevel inverter using switched capacitors with reduced components

Abstract: In this study, a novel multi‐source switched‐capacitor converter is proposed. In the proposed topology, the capacitor charging is carried out in a self‐balancing form eliminating the need for additional balancing circuits. After that, the design principle of the proposed inverter is discussed in details. A comparison study between the proposed topology and other existing topologies is provided next. According to this comparison, the proposed topology requires fewer components, such as DC power supplies, switch… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 31 publications
(117 reference statements)
0
3
0
Order By: Relevance
“…The on‐state resistances and the forward voltage drop across the devices in the load current path are the main causes of conduction loss [32–36]. Maximum load current flows at maximum levels, resulting in high voltage stress across the switches and maximum conduction loss.…”
Section: Power Loss Analysismentioning
confidence: 99%
See 1 more Smart Citation
“…The on‐state resistances and the forward voltage drop across the devices in the load current path are the main causes of conduction loss [32–36]. Maximum load current flows at maximum levels, resulting in high voltage stress across the switches and maximum conduction loss.…”
Section: Power Loss Analysismentioning
confidence: 99%
“…Also, N on and N off are low for the proposed topology as S 9 and S 10 are either switched off or on in a complete half cycle, and other switches (S 5 , S 6 , S 7 , S 8 ) also have less number of switching, resulting in reduced switching loss. The on-state resistances and the forward voltage drop across the devices in the load current path are the main causes of conduction loss [32][33][34][35][36]. Maximum load current flows at maximum levels, resulting in high voltage stress across the switches and maximum conduction loss.…”
Section: Power Loss Analysismentioning
confidence: 99%
“…Fig. 27(a) shows another general circuit scheme for doubleport-based SC-MLIs, which has been widely used in many research articles, such as [45], [47], [49], [78], [162], and [163]. This general circuit architecture has been derived from [167] and [168] and is called novel/developed H-bridge, as well.…”
Section: B Multiple Dc-source Sc-mlismentioning
confidence: 99%