APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems 2008
DOI: 10.1109/apccas.2008.4746127
|View full text |Cite
|
Sign up to set email alerts
|

A low-power area-efficient SRAM with enhanced read stability in 0.18-μm CMOS

Abstract: Read stability has been considered one of the dominant factors governing the overall performance and operation limitation of static random access memory (SRAM). Furthermore, periodic precharge in read/write (R/W) cycle is the major source of power consumption in an SRAM circuit. To address these two concerns, a newly developed SRAM architecture, with specific concentration on read operation, is described in this paper. By utilizing a "preequalize" scheme, direct connections of the bit lines to power-supply nod… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
1
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 6 publications
0
1
0
Order By: Relevance
“…An ARM Cortex‐A5 with two 16 Kio caches occupies a surface area of 0.53 mm 2 using an etch fineness of 40 nm [40]. A memory such as the RAM used in the tiles occupies a surface area of 1.25 mm 2 [41]. The results are accumulated in Table 3.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…An ARM Cortex‐A5 with two 16 Kio caches occupies a surface area of 0.53 mm 2 using an etch fineness of 40 nm [40]. A memory such as the RAM used in the tiles occupies a surface area of 1.25 mm 2 [41]. The results are accumulated in Table 3.…”
Section: Resultsmentioning
confidence: 99%
“…A memory such as the RAM used in the tiles occupies a surface area of 1.25 mm 2 [41]. The results are accumulated in Table 3.…”
Section: Total Surface Areamentioning
confidence: 99%
“…According to ITRS [8], when the size of transistors decreases by a 0.7 factor, the power consumption decreases by a 0.65 factor. Equation (6) gives WN , the normalized power consumption in technology N , based on the power consumption WQ in the original technology Q. The scaling of analog components is not as simple, since it is necessary to take into account other factors.…”
Section: Methodsmentioning
confidence: 99%