2017
DOI: 10.1109/lpt.2016.2639785
|View full text |Cite
|
Sign up to set email alerts
|

A Laser-Trimming-Assist Wavelength-Alignment Technique for Silicon Microdonut Resonators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
11
0

Year Published

2018
2018
2021
2021

Publication Types

Select...
6

Relationship

2
4

Authors

Journals

citations
Cited by 17 publications
(11 citation statements)
references
References 14 publications
0
11
0
Order By: Relevance
“…Current and next generation computing architectures all employ low-latency optical links that come in the form of parallel optical modules, active optical cables or QSFP (Quad Small Form-factor Pluggable) transceivers and it is believed that optical interconnects are still one of the key technologies that can continue to address the bandwidth, energy, and cost challenge required in the future. Based on these challenges, the 3 main desired requirements for the (de-)multiplexing filters within an optical interconnect module should be: 1) lowering the optical losses such that there is minimal impact on the optical power budget, 2) the pass-band wavelengths are tolerant enough to accommodate high temperature operation (80°C) such that electrical thermal tuning is not required, 3) the material platform is robust enough to yield devices with repeatable performance such that post fabrication trimming is avoided [6]- [8]. Optical (de-)multiplexers can be implemented in a variety of ways such as AWGs [9]- [14], echelle diffraction gratings [15], [16], cascaded MZI lattice filters [17]- [19] and contra-directional couplers [20].…”
mentioning
confidence: 99%
“…Current and next generation computing architectures all employ low-latency optical links that come in the form of parallel optical modules, active optical cables or QSFP (Quad Small Form-factor Pluggable) transceivers and it is believed that optical interconnects are still one of the key technologies that can continue to address the bandwidth, energy, and cost challenge required in the future. Based on these challenges, the 3 main desired requirements for the (de-)multiplexing filters within an optical interconnect module should be: 1) lowering the optical losses such that there is minimal impact on the optical power budget, 2) the pass-band wavelengths are tolerant enough to accommodate high temperature operation (80°C) such that electrical thermal tuning is not required, 3) the material platform is robust enough to yield devices with repeatable performance such that post fabrication trimming is avoided [6]- [8]. Optical (de-)multiplexers can be implemented in a variety of ways such as AWGs [9]- [14], echelle diffraction gratings [15], [16], cascaded MZI lattice filters [17]- [19] and contra-directional couplers [20].…”
mentioning
confidence: 99%
“…However, the layout design becomes increasingly complex and power consumption can be prohibitive for hundreds of devices integrated on the same wafer. As an alternative approach, postfabrication trimming methods have been investigated to permanently modify the refractive index of either the waveguide core or the cladding material through various laser-assisted processes, including oxidation, [144] dehydrogenization, [145] and annealing. [140] One of the postfabrication trimming methods attracting considerable attention over the past decade is laser annealing of ionimplanted silicon photonic devices, such as MRRs [146] and MZIs.…”
Section: Postfabrication Laser Trimming Of Integrated Photonic Circuitsmentioning
confidence: 99%
“…While real-time tuning may still be required to account for any resonance drifts due to ambient temperature changes, post-fabrication trimming largely eliminates the power needed to correct for initial fabrication variations. Previous methods to implement changes to the refractive index include exposing fabricated devices to highpower laser beams [11][12][13][14][15][16][17][18][19], electron beams [6,20,21], or visible/UV light [14,22]. These methods are difficult to implement at wafer-scale with high throughput and at low cost.…”
Section: Introductionmentioning
confidence: 99%