2016 IEEE MTT-S Latin America Microwave Conference (LAMC) 2016
DOI: 10.1109/lamc.2016.7851280
|View full text |Cite
|
Sign up to set email alerts
|

A fully integrated 2.6 GHz cascode class-E PA in 0.25 µm CMOS employing new bias network for stacked transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(5 citation statements)
references
References 6 publications
0
5
0
Order By: Relevance
“…Table summarizes the comparison results between DSBB PA and the existing works which focus on the improvement of switching characteristic . It can be seen that the proposed DSBB PA shows an excellent performance in terms of efficiency.…”
Section: Measurement Resultsmentioning
confidence: 98%
See 1 more Smart Citation
“…Table summarizes the comparison results between DSBB PA and the existing works which focus on the improvement of switching characteristic . It can be seen that the proposed DSBB PA shows an excellent performance in terms of efficiency.…”
Section: Measurement Resultsmentioning
confidence: 98%
“…In recent years, many efforts have been paid on improving efficiency by optimizing the transistor switching performance, such as a finite on‐resistance analyzing, using mode‐locking technique to mitigate the on‐resistance and power loss, adopting auxiliary discharge paths to accelerate switching transistor turn‐off, shaping the drain output of switching transistors by reactive components to retain class‐E‐like voltage waveforms at the lower and upper switching transistors, and so forth. However, above research studies focus on either the improvement of on‐resistance or the enhancement of the switching transition characteristic.…”
Section: Introductionmentioning
confidence: 99%
“…The hypothesis of this decrease is that it could be due to the skin effect which results in a higher series resistance at higher frequencies as well as the parasitic drain capacitance but investigation are still ongoing. The following Figure-of-Merit (FoM) [21] is used to compare the performance of the designed chip with state-of-the-art CMOS switch-mode PAs (SMPAs) [21][22][23][24][25][26][27][28]: Due to its high efficiency (PAE = 70%) as shown in Figure 8 and compact size (die area = 0.21 mm 2 ) including the I/O pads, the proposed design methodology implemented on this work, has a FoM of 735, which is the highest among all designs in comparison as shown in Table 2.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…In the case of two-stage class-E PAs [17], the interstage network can be designed to provide input harmonic wave-shaping for a more squared waveform that controls the transistor operating as a switch. [32], with up to 1W of output power level in the 1-2GHz range. The millimeter-wave PA described in [21] demonstrates a CMOS IC at 93 GHz with PAE>40%, showing that Sokal's class-E concept can be extended to extremely high frequencies, Fig.…”
Section: Microwave Class-e Amplifiersmentioning
confidence: 99%