A flexible state-metric recursion unit for a multi-standard BCJR decoder

Rovini, Massimo; Gentile, Giuseppe; Fanucci, Luca

doi:10.1109/icscs.2009.5412319

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2010

2013

Publication Types

Select...

Article2

Other1

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Improving Network-on-Chip-based Turbo Decoder Architectures

Martina

Masera

2013

J Sign Process Syst

View full text Add to dashboard Cite

In this work novel results concerning Network-on-Chip-based turbo decoder architectures are presented. Stemming from previous publications, this work concentrates first on improving the throughput by exploiting adaptive-bandwidthreduction techniques. This technique shows in the best case an improvement of more than 60 Mb/s. Moreover, it is known that double-binary turbo decoders require higher area than binary ones. This characteristic has the negative effect of increasing the data width of the network nodes. Thus, the second contribution of this work is to reduce the network complexity to support doublebinary codes, by exploiting bit-level and pseudo-floating-point representation of the extrinsic information. These two techniques allow for an area reduction of up to more than the 40% with a performance degradation of about 0.2 dB.

show abstract