1996
DOI: 10.1109/22.481388
|View full text |Cite
|
Sign up to set email alerts
|

A compact model for predicting the isolation of ports in a closed rectangular microchip package

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1997
1997
2010
2010

Publication Types

Select...
3

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…The availability of computational models for each of the paths would be of great assistance in this respect. We devised such a model for the coupling via electromagnetic fields excited in the interior of the package [6]. We did this by treating the package as a rectangular cavity excited by short microstrip probes to simulate the actual package with RF ports on opposite sides.…”
Section: Mmic Package Design and Composite Modelmentioning
confidence: 99%
“…The availability of computational models for each of the paths would be of great assistance in this respect. We devised such a model for the coupling via electromagnetic fields excited in the interior of the package [6]. We did this by treating the package as a rectangular cavity excited by short microstrip probes to simulate the actual package with RF ports on opposite sides.…”
Section: Mmic Package Design and Composite Modelmentioning
confidence: 99%
“…Liang et al [7] have discussed the method to deduce the package effects associated with the package lead capacitance, the self and mutual inductances of the bond wires, and the coupling between the input and output of metal ceramic packages for packaging of power transistors by using a combination of full wave EM simulation and equivalent circuit extraction. In case of metal ceramic packages, the primary causes for the influence on MMIC performance could be either the cavity resonance [8] or isolation between ports of the package [9]. The inductive connections between the chip and the package pads/feedthrus also seriously affect the performance of the packaged device due to formation of ground loops in the interface area exposed to ground due to any gap between the chip and the interconnect or between two interconnects.…”
Section: Introductionmentioning
confidence: 99%