2006
DOI: 10.1109/jssc.2006.884865
|View full text |Cite
|
Sign up to set email alerts
|

A CMOS Temperature-to-Frequency Converter With an Inaccuracy of Less Than $\pm \hbox{0.5}\,^{\circ}{\hbox{C}}$ (3$\sigma$) From $-\hbox{40}\,^{\circ}\hbox{C}$ to 105$\,^{\circ}\hbox{C}$

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2008
2008
2023
2023

Publication Types

Select...
6
3

Relationship

1
8

Authors

Journals

citations
Cited by 50 publications
(4 citation statements)
references
References 15 publications
0
4
0
Order By: Relevance
“…However, in Table 6 , we report sensors based on similar operating principles and on other technology in order to understand how our proposal improves the state-of-the-art. The circuit of [ 16 ] is a Silicon CMOS technology circuit based on delay-locked loops and it shows an error of between K and K, which is slightly lower than ours, but in a narrower temperature range, i.e., K. Indeed, as an example from a comparison with [ 28 ], our proposal has a greater temperature error, i.e., around , but it can operate within a wider temperature range, even to 200 K, thanks to the higher performance of 4H-SiC technology compared to the Silicon one. Then, the proposals of [ 29 , 30 ], based on an Si 65nm-CMOS technology, use an area that is lower than ours, and in particular, [ 29 ] have power dissipation and temperature error, whereas [ 30 ] has, respectively, and compared to ours.…”
Section: Numerical Simulation Results and Process Variabilitymentioning
confidence: 84%
“…However, in Table 6 , we report sensors based on similar operating principles and on other technology in order to understand how our proposal improves the state-of-the-art. The circuit of [ 16 ] is a Silicon CMOS technology circuit based on delay-locked loops and it shows an error of between K and K, which is slightly lower than ours, but in a narrower temperature range, i.e., K. Indeed, as an example from a comparison with [ 28 ], our proposal has a greater temperature error, i.e., around , but it can operate within a wider temperature range, even to 200 K, thanks to the higher performance of 4H-SiC technology compared to the Silicon one. Then, the proposals of [ 29 , 30 ], based on an Si 65nm-CMOS technology, use an area that is lower than ours, and in particular, [ 29 ] have power dissipation and temperature error, whereas [ 30 ] has, respectively, and compared to ours.…”
Section: Numerical Simulation Results and Process Variabilitymentioning
confidence: 84%
“…Three examples of these techniques that are employed in the chopper amplifiers are nested chopping, spike filtering, and the use of delayed modulation or a dead-band. Figure 8a shows the schematic of the nested chopper amplifier [80][81][82][83]. As illustrated in the figure, this architecture utilizes a pair of internal and external choppers, where the frequency of the internal chopper should be chosen to be greater than 1/f noise corner frequency ( f C ).…”
Section: Systematic Techniquementioning
confidence: 99%
“…It is also shown that the thermal diffusivity is accurately defined in pure silicon, but is also temperature-dependent [170,246]:…”
Section: Thermal-diffusivity-based Referencesmentioning
confidence: 99%