1996
DOI: 10.1109/4.508271
|View full text |Cite
|
Sign up to set email alerts
|

A CMOS ratio-independent and gain-insensitive algorithmic analog-to-digital converter

Abstract: This paper describes the design of a CMOS capacitor-ratio-independent and gain-insensitive algorithmic analog-to-digital (A/D) converter. Using the fully differential switched-capacitor technique, the A/D converter is insensitive to capacitor-ratio accuracy as well as finite gain and offset voltage of operational amplifiers. The switch-induced error voltage becomes the only major error source, which is further suppressed by the fully differential structure. The proposed A/D converter is designed and fabricated… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2005
2005
2013
2013

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 20 publications
(3 citation statements)
references
References 18 publications
(21 reference statements)
0
3
0
Order By: Relevance
“…Nyquist Rate A/D Converters Flash A/D Converters [78][79][80][81] 6 bit 1 ⁄ f ck -Subranging and Pipeline A/D Converters [82][83][84][85][86] 12 bit < N ⁄ f ck = Folding A/D Converters [87][88] 10 bit < N ⁄ f ck -Successive Approximation A/D Converters [89][90][91][92] 12 bit N ⁄ f ck = Algorithmic A/D Converters [93][94][95] 12 bit N ⁄ f ck = Oversampled A/D Converters Dual-Slope A/D Converters [96][97] 20 bit 2 N+1 ⁄ f ck + Incremental A/D Converters [98][99][100] > 16 bit 2 N ⁄ f ck ++ Sigma-Delta A/D Converters [101][102][103][104][105][106][107][108][109][110][111][112][113][114][115][116][117][118] > 18 bit < 2 N ⁄ f ck ++…”
Section: Maximum Conversion Suitable For A/d Converter Architecture Rmentioning
confidence: 99%
“…Nyquist Rate A/D Converters Flash A/D Converters [78][79][80][81] 6 bit 1 ⁄ f ck -Subranging and Pipeline A/D Converters [82][83][84][85][86] 12 bit < N ⁄ f ck = Folding A/D Converters [87][88] 10 bit < N ⁄ f ck -Successive Approximation A/D Converters [89][90][91][92] 12 bit N ⁄ f ck = Algorithmic A/D Converters [93][94][95] 12 bit N ⁄ f ck = Oversampled A/D Converters Dual-Slope A/D Converters [96][97] 20 bit 2 N+1 ⁄ f ck + Incremental A/D Converters [98][99][100] > 16 bit 2 N ⁄ f ck ++ Sigma-Delta A/D Converters [101][102][103][104][105][106][107][108][109][110][111][112][113][114][115][116][117][118] > 18 bit < 2 N ⁄ f ck ++…”
Section: Maximum Conversion Suitable For A/d Converter Architecture Rmentioning
confidence: 99%
“…1 [1][2][3][4][5][6][7][8][9][10]. As shown in Table 1, most of the ADCs are occupying a chip area exceeding 1.0 mm 2 and dissipate a power of several mW, although the performance can be considerably different depending on the actually employed CMOS technologies and the required specifications.…”
Section: Introductionmentioning
confidence: 99%
“…Subranging, halfflash, and pipeline A/D converters need between two and N clock periods per conversion, with decreasing hardware complexity. At the beginning of each conversion cycle, switch S 1 is closed and the whole capacitive array is charged at the input voltage V in (precharge and [78][79][80][81] 6 bit 1 ⁄ f ck -Subranging and Pipeline A/D Converters [82][83][84][85][86] 12 bit < N ⁄ f ck = Folding A/D Converters [87][88] 10 bit < N ⁄ f ck -Successive Approximation A/D Converters [89][90][91][92] 12 bit N ⁄ f ck = Algorithmic A/D Converters [93][94][95] 12 bit…”
Section: A/d Convertermentioning
confidence: 99%