2020
DOI: 10.1109/led.2020.2988378
|View full text |Cite
|
Sign up to set email alerts
|

A CMOS Image Sensor Pixel Combining Deep Sub-Electron Noise With Wide Dynamic Range

Abstract: This letter introduces a 5-transistors (5T) implementation of CMOS Image Sensors (CIS) pixels enabling the combination of deep sub-electron noise performance with wide dynamic range (DR). The 5T pixel presents a new technique to reduce the sense node capacitance without any process refinements or voltage level increase and features adjustable conversion gain (CG) to enable wide dynamic imaging. The implementation of the proposed 5T pixel in a standard 180 nm CIS process demonstrates the combination of a measur… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
12
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
6

Relationship

1
5

Authors

Journals

citations
Cited by 13 publications
(13 citation statements)
references
References 9 publications
(12 reference statements)
0
12
0
Order By: Relevance
“…Nevertheless, sub-electron noise CIS chips are hard to find on the market. Recently, remarkably low noise pixels, operating at room temperature, have been presented [3] [4] [5] [6] [7] reaching noise levels below a single electron. These improvements have been followed by demonstrations of photo-electron counting capability with CMOS image sensors without any photoelectron multiplication process [4] [5].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Nevertheless, sub-electron noise CIS chips are hard to find on the market. Recently, remarkably low noise pixels, operating at room temperature, have been presented [3] [4] [5] [6] [7] reaching noise levels below a single electron. These improvements have been followed by demonstrations of photo-electron counting capability with CMOS image sensors without any photoelectron multiplication process [4] [5].…”
Section: Introductionmentioning
confidence: 99%
“…e-mail: assim.boukhayma@senbiosys.com. capacitance reduction [8] [4] [9] [6] [7]. This SN capacitance reduction comes either at the cost of a low full well capacity, necessity of high voltage operation, or increased design complexity and process refinement.…”
Section: Introductionmentioning
confidence: 99%
“…In recent years, the noise performance of CMOS image sensors (CIS) has been improved to reach deep sub-electron level (<0.5e-rms) [1][2][3][4][5][6]. Some of the pixels in a deep sub-electron CIS achieve photon counting capability [1][2] [4] [5]. A small floating diffusion (FD) node capacitance is necessary for these source-follower (SF) based CIS.…”
Section: Introductionmentioning
confidence: 99%
“…In [8], instead of reducing the FD node capacitance, a Gm amplifier and sampling capacitor constitute a sinc-type low-pass filter to improve the noise. However, the CG is fixed in [1][2][3][4][5][6][7] due to the principle of voltage domain sampling, which means the dynamic range and maximum SNR of the single frame are fixed and this solution is only suitable for the particular applications.…”
Section: Introductionmentioning
confidence: 99%
“…With advancements in optical sensing, high dynamic range (HDR) sensors that can capture the entire luminance range of a real-world scene have been developed [ 2 ]. For example, some latest high-end digital single-lens reflex cameras, or some devised sensors including multiple sensor elements with different exposure levels, are able to capture entire details of both dark and bright parts of the scene simultaneously.…”
Section: Introductionmentioning
confidence: 99%