A 97.3 dB SNR, 600 kHz BW, 31mW multibit continuous time &amp;#x0394;&amp;#x03A3; ADC

Bandyopadhyay, Abhishek; Adams, Robert; Nguyen, Khiem; Baginski, P.; Lamb, D. R.; Tansley, Thomas

doi:10.1109/vlsic.2014.6858397

Cited by 5 publications

(5 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Table 5 shows an extensive comparison of the state-of-the-art high-resolution CMOS ADCs [ 13 , 14 , 15 , 16 , 17 , 18 , 19 , 20 , 21 , 22 , 23 ] including the measured

and the corresponding

. References are classified according to the requirements of supply bootstrapping and analog calibration.…”

Section: Resultsmentioning

confidence: 99%

“…The integration of high-resolution data converters in CMOS technologies with increasing process variability and supply-voltage downscaling has become a circuit design challenge. This fact can be noticed by the small number of circuit implementations reported in the literature, like [ 13 , 14 , 15 , 16 , 17 , 18 , 19 , 20 , 21 , 22 , 23 ], compared to other regions of the ADC design universe with similar figure of merit values [ 24 ].…”

Section: δς Adc For Space Instrumentationmentioning

confidence: 99%

“…From the architectural viewpoint, both discrete-time (DT) and continuous-time (CT) delta-sigma modulators (ΔΣMs) are the common choice for high-resolution data converters, as they tend to relax the specifications of analog blocks at the expense of increasing oversampling ratios. Continuous-time strategies based on active-Resistor-Capacitor (RC) [ 13 , 15 , 18 , 21 , 23 ] or transconductor-capacitor (Gm-C) [ 19 ] implementations are attractive due to their built-in anti-aliasing filtering and the low-speed requirements for their active circuits. However, CT techniques can suffer from both clock-jitter and technology sensitivity, and special attention must be paid to excess loop delays in the feedback DAC.…”

Section: δς Adc For Space Instrumentationmentioning

confidence: 99%

See 2 more Smart Citations

A Robust 96.6-dB-SNDR 50-kHz-Bandwidth Switched-Capacitor Delta-Sigma Modulator for IR Imagers in Space Instrumentation

Dei

Sutula

Cisneros

et al. 2017

Sensors

View full text Add to dashboard Cite

Infrared imaging technology, used both to study deep-space bodies’ radiation and environmental changes on Earth, experienced constant improvements in the last few years, pushing data converter designers to face new challenges in terms of speed, power consumption and robustness against extremely harsh operating conditions. This paper presents a 96.6-dB-SNDR (Signal-to-Noise-plus-Distortion Ratio) 50-kHz-bandwidth fourth-order single-bit switched-capacitor delta-sigma modulator for ADC operating at 1.8 V and consuming 7.9 mW fit for space instrumentation. The circuit features novel Class-AB single-stage switched variable-mirror amplifiers (SVMAs) enabling low-power operation, as well as low sensitivity to both process and temperature deviations for the whole modulator. The physical implementation resulted in a 1.8-mm2 chip integrated in a standard 0.18-μm 1-poly-6-metal (1P6M) CMOS technology, and it reaches a 164.6-dB Schreier figure of merit from experimental SNDR measurements without making use of any clock bootstrapping, analog calibration, nor digital compensation technique. When coupled to a 2048×2048 IR imager, the current design allows more than 50 frames per minute with a resolution of 16 effective number of bits (ENOB) while consuming less than 300 mW.

show abstract

“…Table 5 shows an extensive comparison of the state-of-the-art high-resolution CMOS ADCs [ 13 , 14 , 15 , 16 , 17 , 18 , 19 , 20 , 21 , 22 , 23 ] including the measured

and the corresponding

. References are classified according to the requirements of supply bootstrapping and analog calibration.…”

Section: Resultsmentioning

confidence: 99%

Section: δς Adc For Space Instrumentationmentioning

confidence: 99%

Section: δς Adc For Space Instrumentationmentioning

confidence: 99%

See 1 more Smart Citation

A Robust 96.6-dB-SNDR 50-kHz-Bandwidth Switched-Capacitor Delta-Sigma Modulator for IR Imagers in Space Instrumentation

Dei

Sutula

Cisneros

et al. 2017

Sensors

View full text Add to dashboard Cite

show abstract

“…Recently, [1], [3] have introduced high DR and power-efficient CT DSMs. The CT DSM of [1] embeds a second-order active filter and a VGA to extend the DR from 82 dB to 92 dB.…”

Section: Introductionmentioning

confidence: 99%

“…This technique requires an accurate clock cycle delay which is only available in the discrete-time (DT) designs. The modulator of [3] uses a second-order dynamic element matching (DEM) to address nonlinearity issue of a multi-bit digital-to-analog converter (DAC) by reducing data-dependent switching. This modulator achieves a 97.3 dB SNR over 600 kHz BW but its SNDR is below 90 dB.…”

Section: Introductionmentioning

confidence: 99%

A 4.5 mW CT Self-Coupled <formula formulatype="inline"><tex Notation="TeX">$\Delta\Sigma$</tex></formula> Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation

Liu

et al. 2015

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

This paper presents a power-efficient single-loop continuous-time (CT) modulator (DSM) that achieves a SNDR of 90.4 dB over a 2.2 MHz signal bandwidth. The modulator uses a fourth-order feed-forward architecture incorporating the continuous-time self-coupling (CTSC) technique. Moreover, to reduce hardware area, this design utilizes the residual signal for excess loop delay (ELD) compensation. To improve linearity, low-ripple DAC latches and low toggle-rate dynamic element matching (DEM) algorithm are adopted. This DSM is fabricated in a 55 nm LP CMOS technology. Operating at 140 MHz sampling rate, the chip consumes 4.5 mW from power supplies of 1.2 V and 1.8 V. It achieves 90.4 dB SNDR and 92 dB dynamic range (DR) with a 2.2 MHz signal bandwidth, resulting in a Schreier FOM of 177.3 dB and 178.9 dB based on SNDR and DR, respectively. The chip area is 0.09 mm .

show abstract

Frontiers, Trends and Challenges: Towards Next‐generation ΣΔ Modulators

Rosa¹

2018

Sigma‐Delta Converters

View full text Add to dashboard Cite

A 97.3 dB SNR, 600 kHz BW, 31mW multibit continuous time ΔΣ ADC

Cited by 5 publications

References 1 publication

A Robust 96.6-dB-SNDR 50-kHz-Bandwidth Switched-Capacitor Delta-Sigma Modulator for IR Imagers in Space Instrumentation

A Robust 96.6-dB-SNDR 50-kHz-Bandwidth Switched-Capacitor Delta-Sigma Modulator for IR Imagers in Space Instrumentation

A 4.5 mW CT Self-Coupled <formula formulatype="inline"><tex Notation="TeX">$\Delta\Sigma$</tex></formula> Modulator With 2.2 MHz BW and 90.4 dB SNDR Using Residual ELD Compensation

Frontiers, Trends and Challenges: Towards Next‐generation ΣΔ Modulators

Contact Info

Product

Resources

About