2011 IEEE International Solid-State Circuits Conference 2011
DOI: 10.1109/isscc.2011.5746319
|View full text |Cite
|
Sign up to set email alerts
|

A 6.5mW inductorless CMOS frequency divider-by-4 operating up to 70GHz

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
8
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
4
4
2

Relationship

0
10

Authors

Journals

citations
Cited by 21 publications
(8 citation statements)
references
References 3 publications
0
8
0
Order By: Relevance
“…Recently, inductorless divider designs employed the CML family or True-Single-Phase-Clock (TSPC) logic family to increase the speed. Several design examples can be found in the literature [15]- [19].…”
Section: State Of the Artmentioning
confidence: 99%
“…Recently, inductorless divider designs employed the CML family or True-Single-Phase-Clock (TSPC) logic family to increase the speed. Several design examples can be found in the literature [15]- [19].…”
Section: State Of the Artmentioning
confidence: 99%
“…Based on the simulated results, the tuning range of the VCO is from 24.7 to 27.25 GHz, which can cover the desired operation of 25.088 GHz for the PLL. The ring-based injection-locked /4 divider [15] is employed for the first stage to reduce the area of the PLL. The divider can function in a frequency range from 19 to 27 GHz with a 200-mV signal injection based on the simulation.…”
Section: Pllmentioning
confidence: 99%
“…This removes the need for differential clock generation as in CML, and skew/overlapping issues [5]. Recently, different TSPC-based topologies have been proposed to include the logic gates that select the divider mode within the Flip-Flops (FFs) in order to reduce the number of stages in cascade.…”
Section: Compact and High-speed Frequency Prescalermentioning
confidence: 99%