A 0.9–5.4 GHz wideband fast settling frequency synthesizer for 5G based consumer services

Zahir, Zaira; Banerjee, Gaurab

doi:10.1007/s10470-018-1312-4

Cited by 6 publications

(2 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Although the WBFS in [6] shows slightly higher FoM than our work, its power consumption is much higher than that of our work, which indicates that the WBFS reported in [6] is unsuitable for low‐power applications. The spur level of −95 dBc in [10] is achieved because of its high reference frequency (100 MHz) with relatively low loop bandwidth of 150 kHz. In contrast, our WBFS operates at the lowest reference frequency (10 MHz) with a low spur level of −74.8 dBc, which can reduce the cost of crystal oscillator.…”

Section: Implementation and Measurement Resultsmentioning

confidence: 99%

See 1 more Smart Citation

0.1–5 GHz wideband ΔΣ fractional‐N frequency synthesiser for software‐defined radio application

Zhang

Yang

Liu

et al. 2019

IET Circuits, Devices & Systems

View full text Add to dashboard Cite

This article proposes a wideband ΔΣ fractional-N frequency synthesiser (WBFS) for software-defined radio application. The frequency synthesiser has two modes: the regular mode with low phase noise performance and the low-power mode for the low-power applications at lower frequency band. The authors also propose adjustable replica (AR) bias circuit for the frequency selection multiplexer (FSMUX) in the divide-by-two divider chain to optimise the power consumption at different frequencies while keep the output swing constant at different bias current to achieve robust operation. The FSMUX is implemented in differential structure instead of the widely used quadrature structure to reduce power and area especially at high carrier frequency. Implemented in 65 nm CMOS process with a 1.2-V supply, the WBFS generates frequency from 0.1 to 5 GHz. The maximum power at regular and low-power mode is 21 and 10.2 mW, respectively. The phase noise is −120.3 dBc/Hz at 1 MHz offset (2.75375 GHz) at regular mode and −122.8 dBc/Hz at 1 MHz offset (1.3525 GHz) at low-power mode. Thanks to the differential FSMUX with the proposed AR bias circuit and the low-power mode, the WBFS power is significantly reduced, compared with that of the prior WBFS with comparable frequency range.

show abstract

Section: Implementation and Measurement Resultsmentioning

confidence: 99%

“…The LCPLL has superior phase noise performance with relatively narrow tuning range. To design the wideband LCPLL, several researches were presented recently [4][5][6][7][8][9][10]. The WBFSs with quadrature mixer were presented in Ref.…”

Section: Introductionmentioning

confidence: 99%