2019
DOI: 10.1109/jssc.2019.2915161
|View full text |Cite
|
Sign up to set email alerts
|

20-nm In0.8Ga0.2As MOSHEMT MMIC Technology on Silicon

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
11
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
7
1

Relationship

1
7

Authors

Journals

citations
Cited by 28 publications
(15 citation statements)
references
References 11 publications
0
11
0
Order By: Relevance
“…Minimum In0.52Al0.48As gate-insulator thickness is limited by gate leakage current; highk gate dielectrics truncate thermionic leakage current and reduce tunneling current at a given thickness while increasing the dielectric permittivity in the gated region providing a path forward. We report record f = 511 GHz for MOS-HEMT technology [1], [6]. While this technology has yet to surpass the maximum reported f of standard InP-based HEMTs [7], improvements in the access region design, optimization of channel design [8], and further scaling of the gate dielectric can further increase gm,e.…”
Section: Introductionmentioning
confidence: 89%
“…Minimum In0.52Al0.48As gate-insulator thickness is limited by gate leakage current; highk gate dielectrics truncate thermionic leakage current and reduce tunneling current at a given thickness while increasing the dielectric permittivity in the gated region providing a path forward. We report record f = 511 GHz for MOS-HEMT technology [1], [6]. While this technology has yet to surpass the maximum reported f of standard InP-based HEMTs [7], improvements in the access region design, optimization of channel design [8], and further scaling of the gate dielectric can further increase gm,e.…”
Section: Introductionmentioning
confidence: 89%
“…The presented work is based on two variations of a 20-nm gate-length InGaAs MOSHEMT technology [3]. The electrons are confined in an In 0.8 Ga 0.2 As channel with an In 0.52 Al 0.48 As barrier layer toward the substrate.…”
Section: -Nm Ingaas Moshemt Technologymentioning
confidence: 99%
“…Directly on top of the InGaAs channel, a bi-layer Al 2 O 3 /HfO 2 gate dielectric is deposited by atomic layer deposition. A detailed description of the MOSHEMT process is given in [3].…”
Section: -Nm Ingaas Moshemt Technologymentioning
confidence: 99%
See 1 more Smart Citation
“…N. Waldron et al [6] developed the aspect-ratio-trapping technique for heterogeneous integration, but the consistency and defects of the materials are difficult to manage. Recently, wafer bonding technology has been widely used to realize the integration of InGaAs channel material on Si substrates [7][8][9][10]. Compared with the aforementioned technology, wafer bonding can more easily form a high-quality InGaAs channel layer.…”
Section: Introductionmentioning
confidence: 99%