The emerging Internet of Things (IoT) market is fueled by reductions in power, cost and size of wireless sensors. Wireless nodes reduce average power by using intermittent data transmission, which is synchronized by a continuously operating sleep timer in each node. In some applications, such as disposable sensors, low cost and small physical size are more important than achieving the lowest possible power consumption. Crystal cost and size is a limitation, particularly because each node requires two crystals. The first crystal, in the MHz range, is used to generate the PLL reference clock. The second crystal, usually 32.768kHz, is used to generate an accurate sleep timer used for synchronizing data transmission. A radio SoC may occupy 4x4mm 2 board area while a standard size for each crystal is 3.2x2.5mm 2 . Therefore, the size of the crystals can be larger than the SoC itself, limiting the applications.The power profile for a wireless node with synchronized data transmission is shown in Fig. 5.9.1. The node spends the majority of time in sleep, T S . To ensure that the wireless link is maintained, a guard time of length T S V S is required, where V S is the maximum frequency variation of the sleep timer due to temperature and voltage shifts. During this guard time, the radio circuits are operational with power P A , waiting for data to be received. Therefore, the energy required that is not directly used for data transmission or reception is limited by the sleep power and the sleep timer frequency stability, and is approximately T S (P S +P A V S ). The term P S +P A V S should be minimized for maximum efficiency. Crystal oscillators have low frequency variation and low power consumption at the cost of increased board area and cost.Recent literature has proposed alternatives to external 32kHz crystals for sleep timers. In [1], an integrated RC oscillator with self-chopping is used and excellent stability results are achieved. However, temperature compensation is required to meet the ±500ppm sleep timer requirement in the Bluetooth Smart standard. In both [2] and [3], a poly resistor with a dedicated temperature coefficient implant is used in the oscillator, which increases the process cost. In [2], frequency variation with supply is also large. Wireless nodes often have supplies that droop while in sleep; so improved frequency stability over supply variation is desired. In [4], a 38.4MHz crystal oscillator is operated in a low power mode (LPM) or high performance mode (HPM) and a 32kHz clock is generated with a divider. This cellular design switches modes without maintaining the time base because a base station is available as the master time reference, unlike for wireless connectivity standards such as Bluetooth Smart or Zigbee. In this work, a dual mode crystal oscillator is presented which maintains the time base when switching between modes, and therefore can be used as a sleep timer as well as a PLL reference clock. The dual mode system block diagram is shown in Fig. 5.9.2. A Pierce oscillator is implement...