2016
DOI: 10.1587/elex.13.20160472
|View full text |Cite
|
Sign up to set email alerts
|

A UHF RFID chip solution with new oscillator calibration scheme and 16k bits EEPROM

Abstract: A UHF RFID tag chip solution with a new oscillator calibration scheme and an EEPROM solution with memory capacity as big as 16k bits was presented. The new calibration scheme adopts a calibration command compatible with EPC Protocol, then, a field and low cost oscillator calibration is realized. To reduce the read power of the EEPROM when the storage capacity is increased to 16k bits, a global power management strategy is adopted. Thus, the capacitance load for read operation is reduced, which will result in l… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…Although some new type NVMs, such as ferroelectric RAM (FeRAM) and resistive RAM (RRAM), have advantages on chip area and power consumption [1,2], it requires a special process which would increase cost. Electrically erasable programmable read-only memory (EEPROM) is most widely adopted for its CMOS compatibility and reliability [3,4]. A conventional EEPROM cell is implemented by a floating gate in a double polysilicon (2P) technology which requires many addition masks and high operation voltage (15∼20 V), increasing the cost and power dissipation.…”
Section: Introductionmentioning
confidence: 99%
“…Although some new type NVMs, such as ferroelectric RAM (FeRAM) and resistive RAM (RRAM), have advantages on chip area and power consumption [1,2], it requires a special process which would increase cost. Electrically erasable programmable read-only memory (EEPROM) is most widely adopted for its CMOS compatibility and reliability [3,4]. A conventional EEPROM cell is implemented by a floating gate in a double polysilicon (2P) technology which requires many addition masks and high operation voltage (15∼20 V), increasing the cost and power dissipation.…”
Section: Introductionmentioning
confidence: 99%