International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217)
DOI: 10.1109/iedm.1998.746466
|View full text |Cite
|
Sign up to set email alerts
|

1.5 nm equivalent thickness Ta/sub 2/O/sub 5/ high-k dielectric with rugged Si suited for mass production of high density DRAMs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
4
0

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 0 publications
0
4
0
Order By: Relevance
“…Capacitors of this type have a metal-insulator-semiconductor ͑MIS͒ structure, so the Ta 2 O 5 is formed on a polysilicon electrode. 1 In the fabrication of MIS capacitor, silicon dioxide, which has a low dielectric constant, is grown at the interface between Ta 2 O 5 and the polysilicon electrode. This interfacial layer reduces the effective capacitance.…”
mentioning
confidence: 99%
“…Capacitors of this type have a metal-insulator-semiconductor ͑MIS͒ structure, so the Ta 2 O 5 is formed on a polysilicon electrode. 1 In the fabrication of MIS capacitor, silicon dioxide, which has a low dielectric constant, is grown at the interface between Ta 2 O 5 and the polysilicon electrode. This interfacial layer reduces the effective capacitance.…”
mentioning
confidence: 99%
“…With increasing miniaturization, it is increasingly difficult to ensure the storage capacitance (Cs) of DRAM (Dynamic Random Access Memory). Capacitance insulation films with a large relative permittivity such as tantalum pentoxide (Ta 2 O 5 ) [1], strontium titanium oxide [(Sr, Ti)O 3 ] [2], and barium strontium titanium oxide [(Ba, Sr)TiO 3 ] [3] have been studied. In particular, after the generation with a minimum processing dimension (F) of 0.10 µm, it is considered necessary to use a lower electrode measuring more than 3 µm (for the concave type) in order to ensure the necessary Cs (25 fF/bit), even if the MIS (metal insulator silicon)/Ta 2 O 5 capacitor presently in use [1] is employed (see Fig.…”
Section: Introductionmentioning
confidence: 99%
“…[1][2][3] Therefore, the fabrication of the sub-0.1 m MOSFET devices requires the development of new gate dielectric materials with lower leakage current levels than SiO 2 at the same equivalent oxide thickness values. Alternative dielectric materials, such as Si 3 N 4 , Si 3 N 4 /SiO 2 stack, 4-8 Y 2 O 3 , 9 Al 2 O 3 , 10 TiO 2 , 11,12 Ta 2 O 5 , [13][14][15][16] SrTiO 3 , and (Ba x Sr 1Ϫx )TiO 3 17,18 have been suggested as candidate materials. These materials, however, have demonstrated issues of low dielectric constant values or poor thermal stability with Si substrates.…”
mentioning
confidence: 99%
“…These materials, however, have demonstrated issues of low dielectric constant values or poor thermal stability with Si substrates. [11][12][13][14][15][16][17][18] Recently, ZrO 2 , [19][20][21] HfO 2 , 22,23 and their silicates 24,25 have been considered as promising alternative gate dielectric materials due to their high dielectric constant values and good thermal stabilities with Si substrates. 26 Among the key issues related to the high-k gate stack such as gate poly depletion effects or boron penetration, 27 is interfacial instability in direct contact with gate electrode materials as well as with Si substrates.…”
mentioning
confidence: 99%