The through silicon via (TSV) technology has proven to be the critical enabler to realize a three-dimensional (3D) gigscale system with higher performance but shorter interconnect length. However, the received digital signal after transmission through a TSV channel, composed of redistribution layers (RDLs), TSVs, and bumps, is degraded at a high data-rate due to the non-idealities of the channel. We propose the Chebyshev multisection transformers to reduce the signal reflection of TSV channel when operating frequency goes up to 20 GHz, by which signal reflection coefficient (S 11 ) and signal transmission coefficient (S 21 ) are improved remarkably by 150% and 73.3%, respectively. Both the time delay and power dissipation are also reduced by 4% and 13.3%, respectively. The resistance-inductance-conductance-capacitance (RLGC) elements of the TSV channel are iterated from scattering (S)-parameters, and the proposed method of weakening the signal reflection is verified using high frequency simulator structure (HFSS) simulation software by Ansoft.

In this letter, a multi-rank parallel accessing memory system based on 3D stacking and optical interconnection technologies is proposed. This proposed memory system can be a promising solution to future manycore system's memory accessing bottleneck. Simulation results show that the proposed memory system yields the latency reduction of transactions and enhancement of bandwidth effectively. The worst case latency of 4 ranks and 8 ranks proposed memory system can be 1/3 and 1/5 that of the electronic bus-based ones. Bandwidth enhancement of 4 ranks and 8 ranks proposed memory system can be 3.5 times and 4 times higher than that of the traditional bus-based ones.

No abstract

Abstract:Three-dimensional network-on-chip (3D NoC), which combines NoC with 3D IC technology, offers several prominent advantages, including reduced overall interconnection length and design flexibility. However, it suffers from the high chip temperature problem. In the ciliated 3D Mesh architecture, the competition for the port of the router is fierce. A new temperature and network competitionaware mapping algorithm is proposed to reduce the peak temperature and decrease the network competition. The new algorithm can realize the multi-objective mapping and ensure a lower time complexity. Simulation results show that our method achieves an appropriate balance between peak temperature and network competition.

No abstract

The Internet of Things (IoT) aims to achieve the interconnection of all devices in our lives. Due to the complex network environment, the IoT with mobile devices often faces many security problems, such as privacy leakages and identity forgery attacks. As a developing technology in mobile IoT, near field communication (NFC) is widely used in electronic payments and identity authentications. The current NFC studies mainly focus on payment technology, but there are a few studies on privacy protection and the lightweight requirements in the mobile IoT authentication protocol. We focus on the lightweight privacy protection authentication technology in mobile IoT. In the paper, we summarize the clustering model in mobile IoT networks and propose a lightweight authentication protocol. A security analysis shows that the protocol can resist many security threats, such as privacy leakages, identity forgeries, and replay attacks. The simulation also shows that the protocol is lightweight, with the utilization of look-up-tables (LUTs) and registers in our protocol being less than 0.5%. Our work can provide a secure and lightweight mobile authentication serve in the NFC-based mobile IoT network such as smart home and office attendance.

Optical routers constructed by waveguides and microring resonators (MRs) play an important role for realizing non-blocking multicastsupported communication of Optical Networks-on-Chip (ONoCs). Most of the prior methods use building blocks to construct optical routers that cannot support multicast communication. Some prior optical routers support multicast communication by using large number of MRs with low utilization. In this letter, a universal method for designing non-blocking multicast-supported optical routers is proposed. Given the topology of the router that satisfies some conditions, this proposed method leverages broadband MRs and perform recursion pruning algorithm to obtain a multicast-supported router design with fewer MRs and high utilization. Based on this method, a five-port non-blocking multicast-supported optical router is designed. It saves up to 73.3% MRs and enhances 100% of the utilization compared with previous reported five-port routers.

Abstract:The sharply increased complexity of multi-core systems has motivated the architecture of Networks-on-Chip (NoC) to evolve from 2D to 3D. With the objective of optimizing 3D NoC system for specific applications, a new mapping scheme with the goal of reducing signal TSVs and peak temperature is proposed in this paper. The interlayer communication is optimized, which facilitates reduction of signal TSVs. What's more, the peak temperature is limited by placing IP cores with high power on the layer close to the heat sink. Experimental results indicate that the number of signal TSVs is decreased and that tradeoffs can be made between the number of signal TSVs and peak temperature.