Thermal stresses around void in TSV (Through Silicon Via) structure in 3D SiP were discussed under the conditions of device operation and reflow process by using FEM (Finite Element Method). In case of the condition of device operation, equivalent stress around void inside Cu TSV was estimated at around 100 MPa. It showed the low possibility for low cycle fatigue of Cu TSV under device operation because that the stress was lower than yield stress of copper, 210MPa. Maximum principal stress of Si was estimated around 100 MPa. It was lower than bending stress of Si. In case of the condition of reflow process, the equivalent stress of TSV with void was higher than yield stress of Cu. However temperature elevation due to reflow process was once or twice during the process. It showed the low possibility for fracture by low cycle fatigue under reflow process. In case without void, maximum principal stress of Si was estimated around 400 MPa. It was almost similar to the bending strength of Si. Stress concentrations were occurred at parts of corner and interface of materials. It has possibility that singular stress field was formed at the parts, and we should discuss fracture induced by singular stress field.
3D packaging technology and TSV (Through Silicon Via) technology have been developed to reduce size and improve performance of semiconductor devices. On the other hand, cooling performance is decreased because thermal sources are accumulated and concentrated by chip stacking. In particular, unsteady thermal loads by hot spot, which is steep temperature elevation within a local area, produce damage in stacked semiconductor chips. In this study, temperature elevation in stacked chips and stresses around TSV structure in 3D SiP (Three Dimensional System in Package) are discussed with a large scale and a parallel computing simulator, which was based on FEM (Finite Element Method), under unsteady thermal conditions as hot spot. The level of heat generation was varied and conditions for device operation were suggested. In addition, stresses of Cu-TSV and Si chips are discussed as function of level of heat generation by hot spot to ensure the reliability of 3D SiP.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.