Exact analytical expressions for the switching delay of an inverter driving an RC load, taking into account the velocity saturation, are obtained. Modified expressions to include theeffectofsource resistance arethen presented.Owing to the limitation on switching current imposed by the velocity saturation mechanism, the switching delay is substantially increased for identical width-io-length ratios of the MOSFET in a complementary MOS logic circuit. Obviously, it is important to increase the saturation velocity by miniband engineering or otherwise to improve the performance. However, it is found that the improvements in the time delay are marginal after a saturation velocity of 2.4 x lO'cm s-' is reached. The effect of technologies aimed at circumventing the hot-electron and other deleterious effects is a longer delay time of the circuit due to increased series resistance. However, the effect of increased series resistance is substantially damped due to velocity safuration. These results are particularly important in designing CMOS circuits with submicrometre MOSFET dimensions
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.