A 163 MFlop graphics processor is realized in a 0.7 micron 2-layer metal CMOS process for operating at 40MHz. The graphics processor provides 3.3 million transformed, perspective divided, clip tested 3-D vertices per second. The matrix multiplication is based on the Interleaved Multiplier Accumulator algorithm, which transposes the order of the arithmetic operations to accomplish the maximum throughput. The graphics processor is fully IEEE-754 singleprecision compliant. It occupies 100 square millimeters of silicon.6.1 .I IEEE 1992 CUSTOM INTEGRATED CIRCUITS CONFERENCESimilarly, transformation matrix for y-axis rotation is R,(@ and I?,@) for z-axis rotation Any transformation involving translation, scaling or rotation can be done by cascading the transformation matrices into one equivalent transformation matrix and performed in the way illustrated in (EQ 1). 0-7803-0246-X/92 $3.00 1992 IEEE
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.