In this paper, 32M 0.242 um2 SRAM cell array leakage was reduced significantly by ~ one order of magnitude without affecting the N+/PW junction capacitance after introducing a channel stop implant (CSI) in P-type well. The space for N+ in PW to NW is generally much smaller for SRAM than for logic device, therefore SRAM is normally the weakest point for N+ in PW to NW well isolation. After checking the N+ in PW to NW leakage, we found that its leakage is the dominant factor for the high SRAM standby current. Furthermore, NMOS performance was also improved with this channel stop implant. The N+/PW diode, N+/PW/DNW and P+/NW/PW bipolar were confirmed to be comparable with the baseline without the channel stop implant. P-type well proximity effect (WPE) and NMOS body effect performance were also analyzed.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.