High signal-to-noise ratio (SNR) image sensors are required in various areas; information equipment including smartphone, industrial measurement, medical, in-vehicle equipment, security, etc. To achieve a high SNR performance, some approaches, such as electron multiplication 1)~3) , using column amplifier 4)5) or ADC 6) , and increasing conversion gain (CG) at floating diffusion (FD) 7)~9) , have been reported. Recently, many researches aiming photon counting have been carried out actively 8)~11). It is necessary to reduce the input referred noise to about 0.20erms for achieving the photon-countable sensitivity 12)~16). Electron multiplying charge coupled device (EMCCD) 2) and single photon avalanche diode (SPAD) 3) , which utilize electron multiplication effect, meet this performance and they are already used as single photon detectors. These photon counting imagers are available to distinguish whether or not one or more photons are incident at single exposure time, however, they cannot count the number of incident photons by one photon due to the following reasons; EMCCD uses electron multiplication effect, which is a stochastic event, with multiple stages, thus output signal distribution overlaps in-between different numbers of incident photons 15)16). SPAD cannot distinguish one or more than one incident photons when more than one photons are incident during a single cycle of idle, build-up, quenching and recharge, thus it has a challenge in linearity 11)15). Meanwhile, another approach to reduce the input referred noise is attempted; using 4transistor pixel CMOS image sensors. They have a good linearity and some of them achieved the noise level below 1.0erms 5)17). Thus, it has a potential for photon counting. In the CMOS image sensor, increasing the gain at the input stage of the readout circuit is the most valid method to reduce the input referred noise. In that sense, increasing CG is the most effective way. Therefore, analysis and reduction of FD capacitance (C FD) components are extremely important. It should be noted that satisfying both high CG and high full well capacity (FWC) is also important. Though many analyses about parasitic capacitance of transistors have been reported in analog/digital fields 18)~25) , analysis of C FD in the CMOS image sensor based on the experiment has not been