Digital Computer Arithmetic is an aspect of logic design with the objective of developing algorithms in order to achieve effective utilisation of available hardware and resources. The Arithmetic and Logical Unit is the critical component of a microprocessor and a central processing Unit. ALU comprises of combinational and Arithmetic units that perform operations like AND, OR, NOR etc. and Addition, subtraction, multiplication respectively. Hence an algorithm with ultimate speed and minimum chip area are the most often used measures to determine the Efficiency of an algorithm. This Paper presents a fast scheme for arithmetic computations with reduced Area in order to achieve High Speed. Since there is a strong link between Algorithm and the technology used for its Implementation, Vedic sutras implementation in an FPGA environment due to its ease of Application is discussed here .This Paper addresses the design of High speed Architecture for Addition, Subtraction, Multiplication, Division operations using Vedic maths. The proposed Vedic Maths Sutras (computation protocol) that are discussed in the present work exhibits its efficiency in terms of speed and area utilisation, as validated on FPGA.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.