The Power Electronics applications require to design more and more structures and control the parasitic loop inductance because of increasing current and voltage levels induced by used components (IGBT). Part of this parasitic inductance is due to non perfect connections and is directly linked to their geometrical characteristics. Therefore we present in this paper a methodology to improve the geometry of the cabling of all converters in order to limit the parasitic loop inductance, while keeping its compactness. The optimization is based on two steps : first an analysis of the structure and then the optimization of the cabling.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.